

SM73201 16-Bit, 50 to 250 kSPS, Differential Input, MicroPower ADC

Check for Samples: SM73201

FEATURES

- Renewable Energy Grade
- Specified Performance from 50 to 250 kSPS
- Separate Digital Input/Output Supply
- True Differential Input
- External Voltage Reference Range of +0.5V to V_A
- Wide Input Common-Mode Voltage Range of 0V to V_{Δ}
- SPI™/ QSPI™/MICROWIRE Compatible Serial Interface
- Operating Temperature Range of −40°C to +85°C
- Small VSSOP-10 Package

APPLICATIONS

- PV DC Arc Detect System
- I/O Modules
- Solar Data Acquisition
- Instrumentation and Control Systems

KEY SPECIFICATIONS

Conversion Rate: 50 kSPS to 250 kSPS

SNR: 93.2 dBc
SFDR: 108 dBc
THD: -104 dBc

Power Consumption

200 kSPS, 5V: 5.3 mW
 250 kSPS, 5V: 5.8 mW
 Power-Down, 5V: 10 μW


DESCRIPTION

The SM73201 is a 16-bit successive-approximation register (SAR) Analog-to-Digital converter (ADC) with a maximum sampling rate of 250 kSPS. The converter features a differential analog input with an excellent common-mode signal rejection ratio of 85 dB, making the SM73201 suitable for noisy environments.

The SM73201 operates with a single analog supply (V_A) and a separate digital input/output (V_{IO}) supply. V_A can range from +4.5V to +5.5V and V_{IO} can range from +2.7V to +5.5V. This allows a system designer to maximize performance and minimize power consumption by operating the analog portion of the ADC at a V_A of +5V while interfacing with a +3.3V controller. The serial data output is binary 2's complement and is SPI compatible.

The performance of the SM73201 is specified over temperature at clock rates of 1 MHz to 5 MHz and reference voltages of +2.5V to +5.5V. The SM73201 is available in a small 10-lead VSSOP package. The high accuracy, differential input, low power consumption, and small size make the SM73201 ideal for direct connection to bridge sensors and transducers in battery operated systems or remote data acquisition applications.

Typical Application



lack


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

QSPI is a trademark of Motorola Incorporated. SPI is a trademark of Motorola, Incorporated.

All other trademarks are the property of their respective owners.



Block Diagram



Connection Diagram




Figure 1. 10-Lead VSSOP See Package Number DGS0010A

Pin Descriptions

Pin No.	Name	Description			
1	V _{REF}	Voltage Reference +0.5V < V _{REF} < V _A			
2	+IN	Non-Inverting Input			
3	-IN	Inverting Input			
4	GND	Ground			
5	GND	Ground			
6	CS	Chip Select Bar			
7	D _{OUT}	Serial Data Output			
8	SCLK	Serial Clock			
9	V _{IO}	Digital Input/Output Power +2.7V < V _{REF} < +5.5V			
10	V _A	Analog Power +4.5V < V _{REF} < +5.5V			





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)(3)

Abootato maximam ratingo	
Analog Supply Voltage V _A	-0.3V to 6.5V
Digital I/O Supply Voltage V _{IO}	-0.3V to 6.5V
Voltage on Any Analog Input Pin to GND	-0.3V to (V _A + 0.3V)
Voltage on Any Digital Input Pin to GND	$-0.3V$ to $(V_{IO} + 0.3V)$
Input Current at Any Pin (4)	±10 mA
Package Input Current ⁽⁴⁾	±50 mA
Power Consumption at T _A = 25°C	See ⁽⁵⁾
ESD Susceptibility ⁽⁶⁾ Human Body Model Machine Model Charge Device Model	2500V 250V 1250V
Junction Temperature	+150°C
Storage Temperature	−65°C to +150°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating Ratings is not recommended.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications
- (3) All voltages are measured with respect to GND = 0V, unless otherwise specified.
- (4) When the input voltage at any pin exceeds the power supplies (that is, V_{IN} < GND or V_{IN} > V_A), the current at that pin should be limited to 10 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to five.
- (5) The absolute maximum junction temperature (T_Jmax) for this device is 150°C. The maximum allowable power dissipation is dictated by T_Jmax, the junction-to-ambient thermal resistance (θ_{JA}), and the ambient temperature (T_A), and can be calculated using the formula P_DMAX = (T_Jmax T_A)/θ_{JA}. The values for maximum power dissipation listed above will be reached only when the SM73201 is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Such conditions should always be avoided.
- (6) Human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is a 220 pF capacitor discharged through 0 Ω. Charge device model simulates a pin slowly acquiring charge (such as from a device sliding down the feeder in an automated assembler) then rapidly being discharged.

Operating Ratings⁽¹⁾⁽²⁾

-40°C ≤ T _A ≤ +85°C
+4.5V to +5.5V
+2.7V to +5.5V
+0.5V to V _A
0V to V _A
-V _{REF} to +V _{REF}
See Figure 31 Input Common Mode Voltage
0V to V _{IO}
1 MHz to 5 MHz

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating Ratings is not recommended.
- (2) All voltages are measured with respect to GND = 0V, unless otherwise specified.



Package Thermal Resistance

Package	θ_{JA}
10-lead VSSOP	

Soldering process must comply with Reflow Temperature Profile specifications. Refer to SNOA549 Reflow temperature profiles are different for lead-free packages.

SM73201 Converter Electrical Characteristics (1)

The following specifications apply for V_A = 4.5V to 5.5V, V_{IO} = 2.7V to 5.5V, and V_{REF} = 2.5V to 5.5V for f_{SCLK} = 1 MHz to 4 MHz or V_{REF} = 4.5V to 5.5V for f_{SCLK} = 1 MHz to 5 MHz; f_{IN} = 20 kHz, and C_L = 25 pF, unless otherwise noted. Maximum and minimum values apply for T_A = T_{MIN} to T_{MAX} ; the typical values apply for T_A = 25°C.

Parameter		Test Conditions	Min	Тур	Max	Units
STATIC C	CONVERTER CHARACTERISTICS					-
	Resolution				16	Bits
DNL	Differential Non-Linearity			-0.5/+0.8		LSB
INL	Integral Non-Linearity			±0.8		LSB
05	0"	V _{REF} = 2.5V		-0.1		mV
OE	Offset Error	V _{REF} = 5V		-0.4		mV
05	Office to Francia Tourism and the Point	V _{REF} = 2.5V		3.7		μV/°C
OE _{DRIFT}	Offset Error Temperature Drift	V _{REF} = 5V		2.5		μV/°C
F0F	Positive Full-Scale Error			-0.003		%FS
FSE	Negative Full-Scale Error			-0.002		%FS
05	Positive Gain Error			-0.002		%FS
GE	Negative Gain Error			-0.0001		%FS
GE _{DRIFT}	Gain Error Temperature Drift			0.3		ppm/°
DYNAMIC	CONVERTER CHARACTERISTICS			-		
OIN IA D	Circulta Naisa Phys Distantias Batis	V _{REF} = 2.5V	85	88		dBc
SINAD	Signal-to-Noise Plus Distortion Ratio	V _{REF} = 4.5V to 5.5V	89	93.0		dBc
OND	Olasada Naisa Batia	V _{REF} = 2.5V	85	88		dBc
SNR	Signal-to-Noise Ratio	V _{REF} = 4.5V to 5.5V	89	93.2		dBc
T. 10	T	V _{REF} = 2.5V		-104		dBc
THD	Total Harmonic Distortion	V _{REF} = 4.5V to 5.5V		-106		dBc
0555	0 . 5 . 5	V _{REF} = 2.5V		108		dBc
SFDR	Spurious-Free Dynamic Range	V _{REF} = 4.5V to 5.5V		111		dBc
ENOD	Effective Nevel on at Pite	V _{REF} = 2.5V	13.8	14.3		bits
ENOB	Effective Number of Bits	V _{REF} = 4.5V to 5.5V	14.5	15.2		bits
ANALOG	INPUT CHARACTERISTICS					_
V _{IN}	Differential Input Range		-V _{REF}		+V _{REF}	V
		CS high			±1	μA
I _{INA}	Analog Input Current	V _{REF} = 5V, V _{IN} = 0V, f _S = 50 kSPS		3.2		nA
		V _{REF} = 5V, V _{IN} = 0V, f _S = 200 kSPS		10.3		nA
		In Acquisition Mode		20		pF
C _{INA}	Input Capacitance (+IN or −IN)	In Conversion Mode		4		pF
CMRR	Common Mode Rejection Ratio	See the Specification Definitions for the test condition		85		dB

⁽¹⁾ Typical values are at T_J = 25°C and represent most likely parametric norms. Test limits are ensured to Tl's AOQL (Average Outgoing Quality Level).



SM73201 Converter Electrical Characteristics⁽¹⁾ (continued)

The following specifications apply for V_A = 4.5V to 5.5V, V_{IO} = 2.7V to 5.5V, and V_{REF} = 2.5V to 5.5V for f_{SCLK} = 1 MHz to 4 MHz or V_{REF} = 4.5V to 5.5V for f_{SCLK} = 1 MHz to 5 MHz; f_{IN} = 20 kHz, and C_L = 25 pF, unless otherwise noted. Maximum and minimum values apply for T_A = T_{MIN} to T_{MAX} ; the typical values apply for T_A = 25°C.

	Parameter	Test Conditions	Min	Тур	Max	Units
DIGITAL IN	IPUT CHARACTERISTICS					
V _{IH}	Input High Voltage	f _{IN} = 0 Hz	0.7 x V _{IO}	1.9		V
V _{IL}	Input Low Voltage	f _{IN} = 0 Hz		1.7	0.3 x V _{IO}	V
I _{IND}	Digital Input Current				±1	μΑ
C _{IND}	Input Capacitance				4	pF
	UTPUT CHARACTERISTICS					
.,		I _{SOURCE} = 200 μA	V _{IO} - 0.2	V _{IO} - 0.03		V
V _{OH}	Output High Voltage	I _{SOURCE} = 1 mA		V _{IO} - 0.09		V
.,	0	I _{SOURCE} = 200 μA		0.01	0.4	V
V_{OL}	Output Low Voltage	I _{SOURCE} = 1 mA		0.07		V
I _{OZH} , I _{OZL}	TRI-STATE Leakage Current	Force 0V or V _A			±1	μΑ
C _{OUT}	TRI-STATE Output Capacitance	Force 0V or V _A		4		pF
	Output Coding			Binary 2	2'S Complem	ent
POWER SU	JPPLY CHARACTERISTICS			+	-	-
V _A	Analog Supply Voltage Range		4.5	5	5.5	V
V _{IO}	Digital Input/Output Supply Voltage Range	See ⁽²⁾	2.7	3	5.5	V
V_{REF}	Reference Voltage Range		0.5	5	V _A	V
	Analog Supply Current, Conversion	V _A = 5V, f _{SCLK} = 4 MHz, f _S = 200 kSPS		1060		μΑ
I _{VA} (Conv)	Mode	$V_A = 5V$, $f_{SCLK} = 5$ MHz, $f_S = 250$ kSPS		1160	1340	μΑ
. (0)	Digital I/O Supply Current, Conversion	$V_{IO} = 3V$, $f_{SCLK} = 4$ MHz, $f_{S} = 200$ kSPS		80		μΑ
I _{VIO} (Conv)	Mode	$V_{IO} = 3V$, $f_{SCLK} = 5$ MHz, $f_{S} = 250$ kSPS		100		μΑ
I _{VREF}	Reference Current Conversion Made	$V_A = 5V$, $f_{SCLK} = 4$ MHz, $f_S = 200$ kSPS		80		μΑ
(Conv)	Reference Current, Conversion Mode	$V_A = 5V$, $f_{SCLK} = 5$ MHz, $f_S = 250$ kSPS		100	170	μΑ
I (DD)	Analog Supply Current, Power Down	$f_{SCLK} = 5 \text{ MHz}, V_A = 5V$		7		μΑ
I _{VA} (PD)	Mode (CS high)	$f_{SCLK} = 0 \text{ Hz}, V_A = 5V^{(3)}$		2	3	μΑ
I (DD)	Digital I/O Supply Current, Power Down	$f_{SCLK} = 5 \text{ MHz}, V_{IO} = 3V$		1		μΑ
I _{VIO} (PD)	Mode (CS high)	$f_{SCLK} = 0 \text{ Hz}, V_{IO} = 3V^{(3)}$		0.3	0.5	μΑ
I (DD)	Reference Current, Power Down Mode	f _{SCLK} = 5 MHz, V _{REF} = 5V		0.5		μΑ
I _{VREF} (PD)	(CS high)	$f_{SCLK} = 0 Hz, V_{REF} = 5V^{(3)}$		0.5	0.7	μΑ
PWR		V_A = 5V, f_{SCLK} = 4 MHz, f_S = 200 kSPS, and f_{IN} = 20 kHz,		5.3		mW
(Conv)	Power Consumption, Conversion Mode	$V_A = 5V$, $f_{SCLK} = 5$ MHz, $f_S = 250$ kSPS, and $f_{IN} = 20$		5.8	6.7	mW
DIA(D. (DD.)	Power Consumption, Power Down Mode	f _{SCLK} = 5 MHz, V _A = 5.0V		35		μW
PWR (PD)	(CS high)	f _{SCLK} = 0 Hz, V _A = 5.0V		10	15	μW
PSRR	Power Supply Rejection Ratio	See the Specification Definitions for the test condition		-78		dB

⁽²⁾ The value of V_{IO} is independent of the value of V_A. For example, V_{IO} could be operating at 5.5V while V_A is operating at 4.5V or V_{IO} could be operating at 2.7V while V_A is operating at 5.5V.

³⁾ This parameter is ensured by design and/or characterization and is not tested in production.



SM73201 Converter Electrical Characteristics⁽¹⁾ (continued)

The following specifications apply for $V_A = 4.5 V$ to 5.5 V, $V_{IO} = 2.7 V$ to 5.5 V, and $V_{REF} = 2.5 V$ to 5.5 V for $f_{SCLK} = 1$ MHz to 4 MHz or $V_{REF} = 4.5 V$ to 5.5 V for $f_{SCLK} = 1$ MHz to 5 MHz; $f_{IN} = 20$ kHz, and $C_L = 25$ pF, unless otherwise noted. Maximum and minimum values apply for $T_A = T_{MIN}$ to T_{MAX} ; the typical values apply for $T_A = 25^{\circ} C$.

	Parameter	Test Conditions	Min	Тур	Max	Units	
AC ELE	AC ELECTRICAL CHARACTERISTICS						
f _{SCLK}	Maximum Clock Frequency		1		5	MHz	
f _S	Maximum Sample Rate	See ⁽⁴⁾	50		250	kSPS	
t _{ACQ}	Acquisition/Track Time		600			ns	
t _{CONV}	Conversion/Hold Time				17	SCLK cycles	
t _{AD}	Aperture Delay	See the Specification Definitions		6		ns	

⁽⁴⁾ While the maximum sample rate is f_{SCLK} / 20, the actual sample rate may be lower than this by having the CS rate slower than f_{SCLK} / 20.

SM73201 Timing Specifications (1)

The following specifications apply for $V_A = 4.5 \text{V}$ to 5.5V, $V_{IO} = 2.7 \text{V}$ to 5.5V, $V_{REF} = 2.5 \text{V}$ to 5.5V, $f_{SCLK} = 1 \text{Mz}$ to 5MHz, and $C_L = 25 \text{ pF}$, unless otherwise noted. Maximum and minimum values apply for $T_A = T_{MIN}$ to T_{MAX} ; the typical values apply for $T_A = 25 ^{\circ}\text{C}$.

	Parameter	Min	Тур	Max	Units
t _{CSS}	CS Setup Time prior to an SCLK rising edge	8	3		ns
t _{CSH}	CS Hold Time after an SCLK rising edge	8	3		
t _{DH}	D _{OUT} Hold Time after an SCLK falling edge	6	11		ns
t _{DA}	D _{OUT} Access Time after an SCLK falling edge		18	41	ns
t _{DIS}	D _{OUT} Disable Time after the rising edge of $\overline{\text{CS}}^{(2)}$		20	30	ns
t _{CS}	Minimum CS Pulse Width	20			ns
t _{EN}	D _{OUT} Enable Time after the 2nd falling edge of SCLK		20	70	ns
t _{CH}	SCLK High Time	20			ns
t _{CL}	SCLK Low Time	20			ns
t _r	D _{OUT} Rise Time		7		ns
t _f	D _{OUT} Fall Time		7		ns

⁽¹⁾ Typical values are at T_J = 25°C and represent most likely parametric norms. Test limits are ensured to Tl's AOQL (Average Outgoing Quality Level).

Timing Diagrams




Figure 2. SM73201 Single Conversion Timing Diagram

⁽²⁾ t_{DIS} is the time for D_{OUT} to change 10% while being loaded by the Timing Test Circuit.






Figure 3. Timing Test Circuit



Figure 4. D_{OUT} Rise and Fall Times




Figure 5. D_{OUT} Hold and Access Times




Figure 6. Valid CS Assertion Times




Figure 7. Voltage Waveform for t_{DIS}



Specification Definitions

APERTURE DELAY is the time between the first falling edge of SCLK and the time when the input signal is sampled for conversion.

COMMON MODE REJECTION RATIO (CMRR) is a measure of how well in-phase signals common to both input pins are rejected.

To calculate CMRR, the change in output offset is measured while the common mode input voltage is changed from 2V to 3V.

CMRR = 20 LOG (Δ Common Input / Δ Output Offset)

CONVERSION TIME is the time required, after the input voltage is acquired, for the ADC to convert the input voltage to a digital word.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB.

DUTY CYCLE is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The specification here refers to the SCLK.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD – 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

GAIN ERROR is the deviation from the ideal slope of the transfer function. It is the difference between Positive Full-Scale Error and Negative Full-Scale Error and can be calculated as:

Gain Error = Positive Full-Scale Error - Negative Full-Scale Error

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from ½ LSB below the first code transition through ½ LSB above the last code transition. The deviation of any given code from this straight line is measured from the center of that code value.

MISSING CODES are those output codes that will never appear at the ADC outputs. The SM73201 is specified not to have any missing codes.

NEGATIVE FULL-SCALE ERROR is the difference between the differential input voltage at which the output code transitions from code 0x8001h to 0x8000h and $-V_{RFF} + 1$ LSB.

NEGATIVE GAIN ERROR is the difference between the negative full-scale error and the offset error.

OFFSET ERROR is the difference between the differential input voltage at which the output code transitions from code 0x0000h to 0x0001h and 1 LSB.

POSITIVE FULL-SCALE ERROR is the difference between the differential input voltage at which the output code transitions from code 0xFFFEh to 0xFFFFh and V_{REF} - 1 LSB.

POSITIVE GAIN ERROR is the difference between the positive full-scale error and the offset error.

POWER SUPPLY REJECTION RATIO (PSRR) is a measure of how well a change in the analog supply voltage is rejected. PSRR is calculated from the ratio of the change in offset error for a given change in supply voltage, expressed in dB. For the SM73201, V_A is changed from 4.5V to 5.5V.

PSRR = 20 LOG (Δ Output Offset / Δ V_A)

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.

SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below one-half the sampling frequency, including harmonics but excluding d.c.

www.ti.com



SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the desired signal amplitude to the amplitude of the peak spurious spectral component below one-half the sampling frequency, where a spurious spectral component is any signal present in the output spectrum that is not present at the input and may or may not be a harmonic.

TOTAL HARMONIC DISTORTION (THD) is the ratio of the rms total of the first five harmonic components at the output to the rms level of the input signal frequency as seen at the output, expressed in dB. THD is calculated as

THD= 20 x
$$\log_{10} \sqrt{\frac{{A_{f2}}^2 + \Lambda + {A_{f6}}^2}{{A_{f1}}^2}}$$

where

A_{f1} is the RMS power of the input frequency at the output and A_{f2} through A_{f6} are the RMS power in the first 5 harmonic frequencies.

THROUGHPUT TIME is the minimum time required between the start of two successive conversion.


Product Folder Links: SM73201


Copyright © 2011–2013, Texas Instruments Incorporated





Typical Performance Characteristics


 $V_A = V_{IO} = V_{REF} = +5V$, $f_{SCLK} = 5$ MHz, $f_{SAMPLE} = 250$ kSPS, $T_A = +25$ °C, and $f_{IN} = 20$ kHz unless otherwise stated.
















Submit Documentation Feedback





Typical Performance Characteristics (continued)


 $V_{A} = V_{IO} = V_{REF} = +5V, \ f_{SCLK} = 5 \ \text{MHz}, \ f_{SAMPLE} = 250 \ \text{kSPS}, \ T_{A} = +25^{\circ}\text{C}, \ \text{and} \ f_{IN} = 20 \ \text{kHz} \ \text{unless otherwise stated}.$ SINAD vs. INPUT FREQUENCY THD vs. INPUT FREQUENCY




















Typical Performance Characteristics (continued)


 $V_{A} = V_{IO} = V_{REF} = +5V, \ f_{SCLK} = 5 \ MHz, \ f_{SAMPLE} = 250 \ kSPS, \ T_{A} = +25^{\circ}C, \ and \ f_{IN} = 20 \ kHz \ unless \ otherwise \ stated.$ $V_{A} \ CURRENT \ vs. \ TEMPERATURE \qquad \qquad V_{REF} \ CURRENT \ vs. \ V_{REF}$
















Submit Documentation Feedback



Typical Performance Characteristics (continued)

 $V_A = V_{IO} = V_{REF} = +5V$, $f_{SCLK} = 5$ MHz, $f_{SAMPLE} = 250$ kSPS, $T_A = +25$ °C, and $f_{IN} = 20$ kHz unless otherwise stated. V_{IO} CURRENT vs. TEMPERATURE SPECTRAL RESPONSE - 250 kSPS







FUNCTIONAL DESCRIPTION

The SM73201 is a 16-bit, 50 kSPS to 250 kSPS sampling Analog-to-Digital (A/D) converter. The converter uses a successive approximation register (SAR) architecture based upon capacitive redistribution containing an inherent sample-and-hold function. The differential nature of the analog inputs is maintained from the internal sample-and-hold circuits throughout the A/D converter to provide excellent common-mode signal rejection.

The SM73201 operates from independent analog and digital supplies. The analog supply (V_A) can range from 4.5V to 5.5V and the digital input/output supply (V_{IO}) can range from 2.7V to 5.5V. The SM73201 utilizes an external reference (V_{REF}) , which can be any voltage between 0.5V and V_A . The value of V_{REF} determines the range of the analog input, while the reference input current (I_{REF}) depends upon the conversion rate.

The analog input is presented to two input pins: +IN and -IN. Upon initiation of a conversion, the differential input at these pins is sampled on the internal capacitor array. The inputs are disconnected from the internal circuitry while a conversion is in progress. The SM73201 features a zero-power track mode (ZPTM) where the ADC is consuming the minimum amount of power (Power-Down Mode) while the internal sampling capacitor array is tracking the applied analog input voltage. The converter enters ZPTM at the end of each conversion window and experiences no delay when the ADC enters into Conversion Mode. This feature allows the user an easy means for optimizing system performance based on the settling capability of the analog source while minimizing power consumption. ZPTM is exercised by bringing chip select bar (CS) high or when CS is held low after the conversion is complete (after the 18th falling edge of the serial clock).

The SM73201 communicates with other devices via a Serial Peripheral Interface (SPI), a synchronous serial interface that operates using three pins: chip select bar (CS), serial clock (SCLK), and serial data out (D_{OUT}). The external SCLK controls data transfer and serves as the conversion clock. The duty cycle of SCLK is essentially unimportant, provided the minimum clock high and low times are met. The minimum SCLK frequency is set by internal capacitor leakage. Each conversion requires a minimum of 18 SCLK cycles to complete. If less than 16 bits of conversion data are required, CS can be brought high at any point during the conversion. This procedure of terminating a conversion prior to completion is commonly referred to as short cycling.

The digital conversion result is clocked out by the SCLK input and is provided serially, most significant bit (MSB) first, at the D_{OUT} pin. The digital data that is provided at the D_{OUT} pin is that of the conversion currently in progress and thus there is no pipe line delay or latency.

REFERENCE INPUT (V_{REF})

The externally supplied reference voltage (V_{REF}) sets the analog input range. The SM73201 will operate with V_{REF} in the range of 0.5V to V_A .

Operation with V_{REF} below 2.5V is possible with slightly diminished performance. As V_{REF} is reduced, the range of acceptable analog input voltages is reduced. Assuming a proper common-mode input voltage (V_{CM}), the differential peak-to-peak input range is limited to (2 x V_{REF}). See Input Common Mode Voltage for more details.

Reducing V_{REF} also reduces the size of the least significant bit (LSB). For example, the size of one LSB is equal to $[(2 \text{ x } V_{REF}) / 2^n]$, which is 152.6 μ V where n is 16 bits and V_{REF} is 5V. When the LSB size goes below the noise floor of the SM73201, the noise will span an increasing number of codes and overall performance will suffer. Dynamic signals will have their SNR degrade; while, D.C. measurements will have their code uncertainty increase. Since the noise is Gaussian in nature, the effects of this noise can be reduced by averaging the results of a number of consecutive conversions.

 V_{REF} and analog inputs (+IN and -IN) are connected to the capacitor array through a switch matrix when the input is sampled. Hence, I_{REF} , I_{+IN} , and I_{-IN} are a series of transient spikes that occur at a frequency dependent on the operating sample rate of the SM73201.

I_{REF} changes only slightly with temperature. See the curves, "Figure 20" and "Figure 22" in the Typical Performance Characteristics section for additional details.

ANALOG SIGNAL INPUTS

The SM73201 has a differential input where the effective input voltage that is digitized is (+IN) - (-IN).



Differential Input Operation

The transfer curve of the SM73201 for a fully differential input signal is shown in Figure 28. A positive full scale output code (0111 1111 11111 1111b or 7FFFh or 32,767d) will be obtained when (+IN) - (-IN) is greater than or equal to $(V_{REF} - 1 \text{ LSB})$. A negative full scale code (1000 0000 0000 0000b or 8000h or -32,768d) will be obtained when [(+IN) - (-IN)] is less than or equal to $(-V_{REF} + 1 \text{ LSB})$. This ignores gain, offset and linearity errors, which will affect the exact differential input voltage that will determine any given output code.




Figure 28. ADC Transfer Curve

Both inputs should be biased at a common mode voltage (V_{CM}), which will be thoroughly discussed in Input Common Mode Voltage Figure 29 shows the SM73201 being driven by a full-scale differential source.




Figure 29. Differential Input

Single-Ended Input Operation

For single-ended operation, the non-inverting input (+IN) of the SM73201 can be driven with a signal that has a peak-to-peak range that is equal to or less than (2 x V_{REF}). The inverting input (-IN) should be biased at a stable V_{CM} that is halfway between these maximum and minimum values. In order to utilize the entire dynamic range of the SM73201, V_{REF} is limited to (V_A / 2). This allows +IN a maximum swing range of ground to V_A . Figure 30 shows the SM73201 being driven by a full-scale single-ended source.






Figure 30. Single-Ended Input

Since the design of the SM73201 is optimized for a differential input, the performance degrades slightly when driven with a single-ended input. Linearity characteristics such as INL and DNL typically degrade by 0.1 LSB and dynamic characteristics such as SINAD typically degrade by 2 dB. Note that single-ended operation should only be used if the performance degradation (compared with differential operation) is acceptable.

Input Common Mode Voltage

The allowable input common mode voltage (V_{CM}) range depends upon V_A and V_{REF} used for the SM73201. The ranges of V_{CM} are depicted in Figure 31 and Figure 32. Note that these figures only apply to a V_A of 5V. Equations for calculating the minimum and maximum V_{CM} for differential and single-ended operations are shown in Table 1.




Figure 31. V_{CM} range for Differential Input operation

Submit Documentation Feedback






Figure 32. V_{CM} range for single-ended operation

Table 1. Allowable V_{CM} Range

Input Signal	Minimum V _{CM}	Maximum V _{CM}
Differential	V _{REF} / 2	V _A - V _{REF} / 2
Single-Ended	V_{REF}	V _A – V _{REF}

CMRR

By using this differential input, small signals common to both inputs are rejected. As shown in Figure 33, noise is immune at low frequencies where the common-mode rejection ratio (CMRR) is 90 dB. As the frequency increases to 1 MHz, the CMRR rolls off to 40 dB. In general, operation with a fully differential input signal or voltage will provide better performance than with a single-ended input. However, if desired, the SM73201 can be presented with a single-ended input.




Figure 33. Analog Input CMRR vs. Frequency



Input Settling

When the SM73201 enters acquisition (t_{ACQ}) mode at the end of the conversion window, the internal sampling capacitor (C_{SAMPLE}) is connected to the ADC input via an internal switch and a series resistor (R_{SAMPLE}), as shown in Figure 34. Typical values for C_{SAMPLE} and R_{SAMPLE} are 20 pF and 200 ohms respectively. If there is not a large external capacitor (C_{EXT}) at the analog input of the ADC, a voltage spike will be observed at the input pins. This is a result of C_{SAMPLE} and C_{EXT} being at different voltage potentials. The magnitude and direction of the voltage spike depend on the difference between the voltage of C_{SAMPLE} and C_{EXT} . If the voltage at C_{SAMPLE} is greater than the voltage at C_{EXT} , a positive voltage spike will occur. If the opposite is true, a negative voltage spike will occur. It is not critical for the performance of the SM73201 to filter out the voltage spike. Rather, ensure that the transient of the spike settles out within t_{ACQ} ; for recommended solutions, see ANALOG INPUT CONSIDERATIONS in the Application Information.




Figure 34. ADC Input Capacitors

SERIAL DIGITAL INTERFACE

The SM73201 communicates via a synchronous 3-wire serial interface as shown in Figure 2 or re-shown in Figure 35 for convenience. \overline{CS} , chip select bar, initiates conversions and frames the serial data transfers. SCLK (serial clock) controls both the conversion process and the timing of the serial data. D_{OUT} is the serial data output pin, where a conversion result is sent as a serial data stream, MSB first.

A serial frame is initiated on the falling edge of \overline{CS} and ends on the rising edge of \overline{CS} . The SM73201's D_{OUT} pin is in a high impedance state when \overline{CS} is high and for the first clock period after \overline{CS} is asserted; D_{OUT} is active for the remainder of time when \overline{CS} is asserted.

The SM73201 samples the differential input upon the assertion of $\overline{\text{CS}}$. Assertion is defined as bringing the $\overline{\text{CS}}$ pin to a logic low state. For the first 17 periods of the SCLK following the assertion of $\overline{\text{CS}}$, the SM73201 is converting the analog input voltage. On the 18th falling edge of SCLK, the SM73201 enters acquisition (t_{ACQ}) mode. For the next three periods of SCLK, the SM73201 is operating in acquisition mode where the ADC input is tracking the analog input signal applied across +IN and -IN. During acquisition mode, the SM73201 is consuming a minimal amount of power.

The SM73201 can enter conversion mode (t_{CONV}) under three different conditions. The first condition involves \overline{CS} going low (asserted) with SCLK high. In this case, the SM73201 enters conversion mode on the first falling edge of SCLK after \overline{CS} is asserted. In the second condition, \overline{CS} goes low with SCLK low. Under this condition, the SM73201 automatically enters conversion mode and the falling edge of \overline{CS} is seen as the first falling edge of SCLK. In the third condition, \overline{CS} and SCLK go low simultaneously and the SM73201 enters conversion mode. While there is no timing restriction with respect to the falling edges of \overline{CS} and SCLK, there are minimum setup and hold time requirements for the falling edge of \overline{CS} with respect to the rising edge of SCLK. See Figure 6 in the Timing Diagram section for more information.

CS Input

The $\overline{\text{CS}}$ (chip select bar) input is active low and is CMOS compatible. The SM73201 enters conversion mode when $\overline{\text{CS}}$ is asserted and the SCLK pin is in a logic low state. When $\overline{\text{CS}}$ is high, the SM73201 is always in acquisition mode and thus consuming the minimum amount of power. Since $\overline{\text{CS}}$ must be asserted to begin a conversion, the sample rate of the SM73201 is equal to the assertion rate of $\overline{\text{CS}}$.



Proper operation requires that the fall of \overline{CS} not occur simultaneously with a rising edge of SCLK. If the fall of \overline{CS} occurs during the rising edge of SCLK, the data might be clocked out one bit early. Whether or not the data is clocked out early depends upon how close the \overline{CS} transition is to the SCLK transition, the device temperature, and the characteristics of the individual device. To ensure that the MSB is always clocked out at a given time (the 3^{rd} falling edge of SCLK), it is essential that the fall of \overline{CS} always meet the timing requirement specified in the Timing Specification table.

SCLK Input

The SCLK (serial clock) is used as the conversion clock to shift out the conversion result. SCLK is CMOS compatible. Internal settling time requirements limit the maximum clock frequency while internal capacitor leakage limits the minimum clock frequency. The SM73201 offers specified performance with the clock rates indicated in the electrical table.

The SM73201 enters acquisition mode on the 18th falling edge of SCLK during a conversion frame. Assuming that the LSB is clocked into a controller on the 18th rising edge of SCLK, there is a minimum acquisition time period that must be met before a new conversion frame can begin. Other than the 18th rising edge of SCLK that was used to latch the LSB into a controller, there is no requirement for the SCLK to transition during acquisition mode. Therefore, it is acceptable to idle SCLK after the LSB has been latched into the controller.

Data Output

The data output format of the SM73201 is two's complement as shown in Figure 28. This figure indicates the ideal output code for a given input voltage and does not include the effects of offset, gain error, linearity errors, or noise. Each data output bit is output on the falling edges of SCLK. D_{OUT} is in a high impedance state for the 1st falling edge of SCLK while the 2nd SCLK falling edge clocks out a leading zero. The 3rd to 18th SCLK falling edges clock out the conversion result, MSB first.

While most receiving systems will capture the digital output bits on the rising edges of SCLK, the falling edges of SCLK may be used to capture the conversion result if the minimum hold time for D_{OUT} is acceptable. See Figure 5 for D_{OUT} hold (t_{DH}) and access (t_{DA}) times.

 D_{OUT} is enabled on the second falling edge of SCLK after the assertion of \overline{CS} and is disabled on the rising edge of \overline{CS} . If \overline{CS} is raised prior to the 18th falling edge of SCLK, the current conversion is aborted and D_{OUT} will go into its high impedance state. A new conversion will begin when \overline{CS} is driven LOW.




Figure 35. SM73201 Single Conversion Timing Diagram



Applications Information

OPERATING CONDITIONS

We recommend that the following conditions be observed for operation of the SM73201:

-40°C $\leq T_A \leq +85$ °C

 $+4.5 \text{V} \leq \text{V}_{\text{A}} \leq +5.5 \text{V}$

 $+2.7V \le V_{10} \le +5.5V$

 $+0.5V \le V_{RFF} \le +5.5V$

 $1 \text{ MHz} \le f_{\text{SCLK}} \le 5 \text{ MHz}$

V_{CM}: See Input Common Mode Voltage

ANALOG INPUT CONSIDERATIONS

As stated previously in Input Settling, it is not critical for the performance of the SM73201 to filter out the voltage spike that occurs when the SM73201 enters acquisition (t_{ACQ}) mode at the end of the conversion window. However, it is critical that a system designer ensures that the transients of the spike settle out within t_{ACQ} . The burden of this task can be placed on the analog source itself or the burden can be shared by the source and an external capacitor, C_{EXT} as shown in Figure 34. The external capacitor acts as a local charge reservoir for the internal sampling capacitor and thus reduces the size of the voltage spike. For low frequency analog sources such as sensors with DC-like output behaviors, C_{EXT} values greater than 1 nF are recommended. However, some sensors and signal conditioning circuitry will not be able to maintain their stability in the presence of the external capacitive load. In these instances, a series resistor (R_{EXT}) is recommended. The magnitude of R_{EXT} is dependent on the output capability of the analog source and the settling requirement of the ADC. Independent of the presence of an external capacitor, the system designer always has the option of lowering the sample rate of the SM73201 which directly controls the amount of time allowed for the voltage spike to settle. The slower the sample rate, the longer the t_{ACQ} time or settling time. This is possible with the SM73201 since the converter enters t_{ACQ} at the end of the prior conversion and thus is tracking the analog input source the entire time between conversions.

POWER CONSUMPTION

The architecture, design, and fabrication process allow the SM73201 to operate at conversion rates up to 250 kSPS while consuming very little power. The SM73201 consumes the least amount of power while operating in acquisition (power-down) mode. For applications where power consumption is critical, the SM73201 should be operated in acquisition mode as often as the application will tolerate. To further reduce power consumption, stop the SCLK while $\overline{\text{CS}}$ is high.

Short Cycling

Short cycling refers to the process of halting a conversion after the last needed bit is outputted. Short cycling can be used to lower the power consumption in those applications that do not need a full 16-bit resolution, or where an analog signal is being monitored until some condition occurs. In some circumstances, the conversion could be terminated after the first few bits. This will lower power consumption in the converter since the SM73201 spends more time in acquisition mode and less time in conversion mode.

Short cycling is accomplished by pulling \overline{CS} high after the last required bit is received from the SM73201 output. This is possible because the SM73201 places the latest converted data bit on D_{OUT} as it is generated. If only 10-bits of the conversion result are needed, for example, the conversion can be terminated by pulling \overline{CS} high after the 10^{th} bit has been clocked out.

Product Folder Links: SM73201

Copyright © 2011-2013, Texas Instruments Incorporated



Burst Mode Operation

Normal operation of the SM73201 requires the SCLK frequency to be 20 times the sample rate and the $\overline{\text{CS}}$ rate to be the same as the sample rate. However, in order to minimize power consumption in applications requiring sample rates below 250 kSPS, the SM73201 should be run with an SCLK frequency of 5 MHz and a $\overline{\text{CS}}$ rate as slow as the system requires. When this is accomplished, the SM73201 is operating in burst mode. The SM73201 enters into acquisition mode at the end of each conversion, minimizing power consumption. This causes the converter to spend the longest possible time in acquisition mode. Since power consumption scales directly with conversion rate, minimizing power consumption requires determining the lowest conversion rate that will satisfy the requirements of the system.

PCB LAYOUT AND CIRCUIT CONSIDERATIONS

For best performance, care should be taken with the physical layout of the printed circuit board. This is especially true with a low V_{REF} or when the conversion rate is high. At high clock rates there is less time for settling, so it is important that any noise settles out before the conversion begins.

Analog and Digital Power Supplies

Any ADC architecture is sensitive to spikes on the power supply, reference, and ground pins. These spikes may originate from switching power supplies, digital logic, high power devices, and other sources. Power to the SM73201 should be clean and well bypassed. A 0.1 μ F ceramic bypass capacitor and a 1 μ F to 10 μ F capacitor should be used to bypass the SM73201 supply, with the 0.1 μ F capacitor placed as close to the SM73201 package as possible.

Since the SM73201 has both the V_A and V_{IO} pins, the user has three options on how to connect these pins. The first option is to tie V_A and V_{IO} together and power them with the same power supply. This is the most cost effective way of powering the SM73201 but is also the least ideal. As stated previously, noise from V_{IO} can couple into V_A and adversely affect performance. The other two options involve the user powering V_A and V_{IO} with separate supply voltages. These supply voltages can have the same amplitude or they can be different. V_A can be set to any value between +4.5V and +5.5V; while V_{IO} can be set to any value between +2.7V and +5.5V.

Best performance will typically be achieved with V_A operating at 5V and V_{IO} at 3V. Operating V_A at 5V offers the best linearity and dynamic performance when V_{REF} is also set to 5V; while operating V_{IO} at 3V reduces the power consumption of the digital logic. Operating the digital interface at 3V also has the added benefit of decreasing the noise created by charging and discharging the capacitance of the digital interface pins.

Voltage Reference

The reference source must have a low output impedance and needs to be bypassed with a minimum capacitor value of 0.1 μ F. A larger capacitor value of 1 μ F to 10 μ F placed in parallel with the 0.1 μ F is preferred. While the SM73201 draws very little current from the reference on average, there are higher instantaneous current spikes at the reference.

 V_{REF} of the SM73201, like all A/D converters, does not reject noise or voltage variations. Keep this in mind if V_{REF} is derived from the power supply. Any noise and/or ripple from the supply that is not rejected by the external reference circuitry will appear in the digital results. The use of an active reference source is recommended. The LM4040 and LM4050 shunt reference families and the SM74601, LM4120, and LM4140 series reference families are excellent choices for a reference source.

PCB Layout

Capacitive coupling between the noisy digital circuitry and the sensitive analog circuitry can lead to poor performance. The solution is to keep the analog circuitry separated from the digital circuitry and the clock line as short as possible. Digital circuits create substantial supply and ground current transients. The logic noise generated could have significant impact upon system noise performance. To avoid performance degradation of the SM73201 due to supply noise, avoid using the same supply for the V_A and V_{REF} of the SM73201 that is used for digital circuitry on the board.



Generally, analog and digital lines should cross each other at 90° to avoid crosstalk. However, to maximize accuracy in high resolution systems, avoid crossing analog and digital lines altogether. It is important to keep clock lines as short as possible and isolated from ALL other lines, including other digital lines. In addition, the clock line should also be treated as a transmission line and be properly terminated. The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input pins and ground or to the reference input pin and ground should be connected to a very clean point in the ground plane.

A single, uniform ground plane and the use of split power planes are recommended. The power planes should be located within the same board layer. All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed over the analog power plane. All digital circuitry should be placed over the digital power plane. Furthermore, the GND pins on the SM73201 and all the components in the reference circuitry and input signal chain that are connected to ground should be connected to the ground plane at a quiet point. Avoid connecting these points too close to the ground point of a microprocessor, microcontroller, digital signal processor, or other high power digital device.

APPLICATION CIRCUITS

The following figures are examples of the SM73201 in typical application circuits. These circuits are basic and will generally require modification for specific circumstances.

Data Acquisition

Figure 36 shows a typical connection diagram for the SM73201 operating at V_A of +5V. V_{REF} is connected to a 2.5V shunt reference, the LM4020-2.5, to define the analog input range of the SM73201 independent of supply variation on the +5V supply line. The V_{REF} pin should be de-coupled to the ground plane by a 0.1 μ F ceramic capacitor and a tantalum capacitor of 10 μ F. It is important that the 0.1 μ F capacitor be placed as close as possible to the V_{REF} pin while the placement of the tantalum capacitor is less critical. It is also recommended that the V_A and V_{IO} pins of the SM73201 be de-coupled to ground by a 0.1 μ F ceramic capacitor in parallel with a 10 μ F tantalum capacitor.




Figure 36. Low cost, low power Data Acquisition System





REVISION HISTORY

Cł	nanges from Revision A (March 2013) to Revision B	Page
•	Changed layout of National Data Sheet to TI format	22

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SM73201IMM/NOPB	Active	Production	VSSOP (DGS) 10	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	S201
SM73201IMM/NOPB.A	Active	Production	VSSOP (DGS) 10	1000 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	S201
SM73201IMME/NOPB	Active	Production	VSSOP (DGS) 10	250 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	S201
SM73201IMME/NOPB.A	Active	Production	VSSOP (DGS) 10	250 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	S201
SM73201IMMX/NOPB	Active	Production	VSSOP (DGS) 10	3500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	S201
SM73201IMMX/NOPB.A	Active	Production	VSSOP (DGS) 10	3500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	S201

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




PACKAGE OPTION ADDENDUM


www.ti.com 23-May-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Aug-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SM73201IMM/NOPB	VSSOP	DGS	10	1000	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SM73201IMME/NOPB	VSSOP	DGS	10	250	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SM73201IMMX/NOPB	VSSOP	DGS	10	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 1-Aug-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SM73201IMM/NOPB	VSSOP	DGS	10	1000	208.0	191.0	35.0
SM73201IMME/NOPB	VSSOP	DGS	10	250	208.0	191.0	35.0
SM73201IMMX/NOPB	VSSOP	DGS	10	3500	367.0	367.0	35.0



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated