**TDA3602** 

#### **FEATURES**

- Two V<sub>P</sub> state controlled regulators (REG1 and REG2)
- Regulator 3 operates during load dump or thermal shutdown
- · Multi-function control pin
- A back-up circuit for Regulator 3 via a single capacitor
- Supply voltage of –6 V to 50 V (a voltage of –3 V on V<sub>P</sub> does not discharge capacitor C<sub>bu</sub>)
- Low reverse current Regulator 3
- · Low quiescent current in coma mode
- HOLD output
- · RESET output (LOW at load dump)
- · High ripple rejection.

#### **PROTECTIONS**

- Foldback current limit protection (Regulators 1 and 2)
- · Load dump protection
- · Thermal protection
- DC short-circuit safe to ground and V<sub>P</sub> of all regulator outputs
- Reverse polarity safe of pin 1 (V<sub>p</sub>). No high currents are flowing which can damage the IC
- Capable of handling high energy on the regulator outputs.

#### **GENERAL DESCRIPTION**

The TDA3602 is a multiple output voltage regulator, intended for use in car radios with or without a microprocessor. It contains two fixed voltage regulators with foldback current protection (Regulators 1 and 2), and one fixed voltage regulator that also operates during load dump and thermal shutdown. This regulator can be used to supply a microprocessor.

A back-up circuit supplies Regulator 3 during a short period after the power is cut off (negative field decay or engine start procedure). A state control pin (pin 4) controls the device, which can be switched through four stages using the information at this pin. The switching levels at this pin contain hysteresis.

RESET and HOLD outputs can be used to interface with a microprocessor. The RESET signal can be used to call up or initialize a microprocessor (power-on reset). The HOLD signal can be used to control the power stages (mute signal in a low end application), or to generate a HOLD interrupt (microprocessor application).

An internal Zener diode on the back-up pin allows this pin to withstand a load dump when supplied by the pin using a 100  $\Omega$  series resistor.

The supply pin can withstand load dump pulses and negative supply voltages.

TDA3602

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply				<u> </u>		
V <sub>P</sub>	positive supply voltage				l .	
	operating		9.2	14.4	18	v
	Regulator 3 on		6.0	14.4	18	v
	jump start		-	l_	30	v
	load dump; Regulator 3 on		-	_	50	v
	operating	note 1	6.5	_	30	v
	load dump; Regulator 3 on	note 1			50	V
I <sub>P</sub>	total quiescent current	coma mode	_	290	_	μА
$T_{v_{j}}$	virtual junction temperature		_	_	150	°C
Voltage re	gulators		<u> </u>	1		L
V <sub>R1</sub>	output voltage Regulator 1	0.5 mA ≤ I <sub>R1</sub> ≤ 250 mA	8.2	8.5	8.8	V
V <sub>R2</sub>	output voltage Regulator 2	0.5 mA ≤ I <sub>R2</sub> ≤ 140 mA	4.8	5.0	5.2	v
V <sub>R3</sub>	output voltage Regulator 3	0.5 mA ≤ I <sub>R3</sub> ≤ 50 mA	4.8	5	5.2	v


#### Note

#### **ORDERING INFORMATION**

EXTENDED TYPE	PACKAGE				
NUMBER	PINS	PIN POSITION	MATERIAL	CODE	
TDA3602	9	SIL	plastic	SOT110	

<sup>1.</sup>  $V_{bu}$  (pin 8) supplied by  $V_{P2}$  with a 100  $\Omega$  series resistor and  $I_{REG3}$  < 10 mA.

TDA3602



July 1994

1810

**■ 7110826 0081920 T39**|

TDA3602

#### **PINNING**

SYMBOL	PIN	DESCRIPTION
V <sub>P</sub>	1	positive supply voltage
REG1	2	Regulator 1 output
RESET	3	reset output
V <sub>sc</sub>	4	state control input
HOLD	5	hold output
GND	6	ground
REG3	7	Regulator 3 output
$V_{bu}$	8	back-up
REG2	9	Regulator 2 output

#### **FUNCTIONAL DESCRIPTION**

This multiple output voltage regulator contains three fixed voltage regulators, numbered 1, 2 and 3. Two of these can be switched between the on and off states using the state control pin (pin 4). The third (Regulator 3), which is continuously in, can be switched by the state control pin between a low and a high current mode.

In addition to Regulators 1 and 2, the device is supplied by an internal switch that is open when the supply voltage falls below the back-up voltage (negative field decay or engine start procedure), or during a load dump. (During this load dump, Regulators 1 and 2 are switched off and RESET is switched LOW). This switched supply voltage (the so-called back-up voltage ( $V_{bu}$ ), is available at pin 8. An electrolytic capacitor can be connected to this pin, and the charge on this capacitor can be used to supply the device for a short period after the supply voltage is removed.

Three pins are provided for interfacing with a microprocessor:

- · state control pin
- · hold output pin
- · reset output pin.

When the supply voltage  $(V_p)$  is connected to the device,  $V_{bu}$  will rise. When  $V_{bu}$  reaches 7.9 V, the device is in the power-on mode. The RESET output goes HIGH and Regulator 3 is switched on. In a microprocessor application, the RESET output can be used to call up the CPU and to initialize the program. What follows depends on the voltage at the state control pin  $(V_{sc})$ . In most applications, when the supply voltage is connected,  $V_{sc}$  will rise slowly (e.g. by charging a capacitor).

The device will leave the power-on mode and enter the reset mode when  $V_{\rm sc}$  rises above 2.2 V. In both the

P T REG1 2
RESET 3
V<sub>SC</sub> 4
HOLD 5
GND 6
REG3 7
V<sub>bu</sub> 8
REG2 9

MCD345

Fig.2 Pin configuration.

power-on and reset modes, Regulator 3 will be in the high current mode, Regulators 1 and 2 will be switched off and the RESET output will be HIGH.

The device will enter the wake mode when  $V_{\rm sc}$  reaches 2.8 V. The RESET pin will go LOW and the CPU must be switched to the sleep mode. Regulator 3 is still in the high current mode.

As  $V_{\rm sc}$  continues rising and the voltage reaches 3.6 V, the stabilizer will be switched into the sleep mode. It will be in a coma mode when  $V_{\rm sc}$  is greater than 3.8 V. In this mode, only the relevant circuits remain operating; this is to keep the power consumption as low as possible i.e. typically 290  $\mu$ A.

If the device is switched on with  $V_{sc}$  already higher than 3.8 V, the device will be switched directly from the power-on mode into the coma mode.

When  $V_{\rm sc}$  is lowered gradually from 3.6 V (or higher) to 2 V, the device will go from sleep to reset again.

 $V_{\rm sc}$  must be lower than 1.1 V to bring the device into the on mode; note that this is not the same as the power-on mode. In this condition, Regulator 3 is in the high current mode, both Regulators 1 and 2 are switched on and the HOLD output will be HIGH (depending on the state of  $V_{\rm p}$  and the in-regulation condition of Regulators 1 and 2). When the device is in the on mode, it will switch back to the reset mode when  $V_{\rm sc}$  rises to 2 V, or when the supply voltage drops below 7.3 V.

When  $V_{\text{REG3}}$  drops below 3 V, the device will return to the power off mode, regardless of the condition the device was in.

July 1994

| 7110826 0081921 975

TDA3602

#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>P</sub>	supply voltage				
	operating		]-	18	V
	jump start	t ≤10 min	-	30	V
	load dump	t ≤50 ms; t <sub>r</sub> ≥2.5 ms	-	50	V
	Regulator 3 on	V <sub>P</sub> > -3 V; note 1	_	30	V
	load dump	t ≤50 ms; t, ≥2.5 ms; note 1	-	50	V
1	reverse battery voltage	·	<b>–6</b>	-	V
T <sub>stg</sub>	storage temperature	non-operating	-55	+150	°C
T <sub>vi</sub>	virtual junction temperature	operating	-40	+150	°C
V <sub>pr</sub>	reverse polarity	non-operating	-	6	V
P <sub>tot</sub>	total power dissipation		-	15	W

#### Note

1.  $V_{bu}$  (pin 8) supplied by  $V_{p2}$  with a 100  $\Omega$  series resistor and  $I_{REG3}$  < 10 mA.

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th r-a</sub>	from junction to ambient in free air	50 K/W
R <sub>th IC</sub>	from junction to case (see Fig.6)	12 K/W

#### **CHARACTERISTICS**

V<sub>p</sub> = 14.4 V; T<sub>emb</sub> = 25 °C; measured in Fig.6; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply						
V <sub>P</sub>	supply voltage					l
	operating		9.2	14.4	18	V
	Regulator 3 on	note 1	6.0	14.4	18	V
	jump start	t ≤10 min	-	-	30	V
	load dump	t ≤50 ms; t <sub>r</sub> ≥2.5 ms	-		50	V
I <sub>P</sub>	quiescent current	V <sub>sc</sub> >4 V; note 2				
	$V_{p} = 12.4 \text{ V}$		-	280	360	μΑ
	$V_p = 14.4 \text{ V}$			290		μА
Schmitt tr	iggers					
V <sub>P2</sub> SCHMIT	T TRIGGER (FOR HOLD AND REGI	JLATORS 1 AND 2)				
$V_{\rm thr}$	rising voltage threshold		7.3	7.6	8.0	ν
V <sub>thf</sub>	falling voltage threshold		6.8	7.1	7.5	٧
V <sub>hy</sub>	hysteresis		_	0.5	_	V

1812

July 1994

**7110826 0081922 801** |

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
REGULATOR	1 SCHMITT TRIGGER (FOR HOLD)			L	<u> </u>	-L
$V_{thr}$	rising voltage threshold		T-	V <sub>R1</sub> - 0.2	T_	V
$V_{thf}$	falling voltage threshold			V <sub>R1</sub> - 0.3	_	V
$V_{hy}$	hysteresis			0.1	1_	v
REGULATOR	2 SCHMITT TRIGGER (FOR HOLD)			······································	1	1,
V <sub>thr</sub>	rising voltage threshold			V <sub>R2</sub> - 0.2	T_	V
V <sub>thf</sub>	falling voltage threshold		<u> </u>	V <sub>R2</sub> - 0.3	<del> </del>	v
V <sub>hy</sub>	hysteresis		_	0.1		v
Vви Schmit	T TRIGGER (REGULATOR 3)		···	-t		L
V <sub>thr</sub>	rising voltage threshold V <sub>bu</sub>		7.3	7.9	8.4	lv
$V_{thf}$	falling voltage threshold V <sub>REG3</sub>		2.5	3	3.5	V
V <sub>hy</sub>	hysteresis			4.9	_	v
State cont	rol pin			<u>.</u>	<u> </u>	Т
V <sub>th</sub>	voltage threshold between sleep and coma	note 2	-	V <sub>thr1</sub> + 0.2	-	٧
V <sub>thr1</sub>	voltage threshold wake to sleep		3.35	3.6	3.85	٧
V <sub>thf1</sub>	voltage threshold sleep to wake		2.5	2.7	2.9	V
V <sub>hy1</sub>	hysteresis wake/sleep		0.85	0.92	1.0	V
V <sub>thr2</sub>	voltage threshold reset to wake		2.6	2.8	3.0	V
V <sub>thf2</sub> ]	voltage threshold wake to reset		1.75	1.9	2.05	V
V <sub>hy2</sub>	hysteresis reset/wake		0.85	0.92	1.0	v
$V_{thr3}$	voltage threshold on to reset		1.85	2.0	2.15	v
V <sub>thf3</sub>	voltage threshold reset to on		1.0	1.1	1.2	V
$V_{hy3}$	hysteresis on/reset		0.85	0.92	1.0	V
ScI	input current	V <sub>sc</sub> ≤0.8 V V <sub>sc</sub> ≥4 V	_		_1 1	μ <b>Α</b> μ <b>Α</b>
Reset outp	out		<del></del>	1	1.	] P** `
V <sub>OL</sub>	LOW level output voltage	I <sub>OL</sub> = 0	0	0.2	0.8	Īv
V <sub>OH</sub>	HIGH level output voltage	OL -	2.0	5.0	5.25	V
I <sub>OL</sub>	LOW level output current	V <sub>OL</sub> ≤0.8 V	0.3	0.8	5.25	mA.
I <sub>OH</sub>	HIGH level output current	V <sub>OH</sub> >3 V	-0.3	-2.0	1_	mA
Hold outpu	L	Sil	1 5.5	1		1.10.
V <sub>OL</sub>	LOW level output voltage	I <sub>OL</sub> = 0	0	0.2	0.8	V
J.		OL 3		0.2	0.0	l A

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>OH</sub>	HIGH level output voltage		2.0	5.0	5.25	٧
I <sub>OL</sub>	LOW level output current	V <sub>oL</sub> ≤0.8 V; note 3	0.3	1.0		mA
I <sub>OH</sub>	HIGH level output current	V <sub>OH</sub> >3 V	-1.5	-9.0	_	mA
	1 (I <sub>REG1</sub> = 5 mA unless otherwis	se specified)				
V <sub>REG1</sub>	output voltage off	V <sub>sc</sub> >2.1 V		1	400	mV
V <sub>REG1</sub>	output voltage					
		$0.5 \text{ V} \le I_{\text{REG1}} \le 250 \text{ mA}$	8.2	8.5	8.8	V
		$10 \text{ V} \le \text{V}_{\text{P}} \le 18 \text{ V}$	8.2	8.5	8.8	\ \
$\Delta V_{REG1}$	line regulation	10 V ≤ V <sub>P</sub> ≤ 18 V		-	50	mV
ΔV <sub>REGL1</sub>	load regulation	0.5 mA ≤ l <sub>REG1</sub> ≤ 250 mA	-	-	50	mV
SVRR1	supply voltage ripple rejection	f = 200 Hz; 2 V (p-p)	60	-	-	dB
V <sub>REGd1</sub>	drop-out voltage	I <sub>REG1</sub> = 250 mA	-	<b>—</b>	0.4	V
I <sub>REGm1</sub>	current limit	V <sub>REG1</sub> > 7 V; note 4	0.4	-	1.2	Α
I <sub>REGsc1</sub>	short-circuit current	$R_L \le 0.5 \Omega$ ; note 4	-	250		mA
	2 (I <sub>REG2</sub> = 10 mA unless otherw	ise specified)				
V <sub>REG2</sub>	output voltage off	V <sub>sc</sub> >2.1 V	-	1	400	mV
V <sub>REG2</sub>	output voltage					
HEGZ		0.5 V ≤ I <sub>REG2</sub> ≤ 140 mA	4.8	5.0	5.2	V
		$8 \text{ V} \leq \text{V}_{\text{p}} \leq 18 \text{ V}$	4.8	5.0	5.2	V
ΔV <sub>REG2</sub>	line regulation	8 V ≤ V <sub>P</sub> ≤ 18 V	_	_	50	mV
ΔV <sub>REGL2</sub>	load regulation	0.5 mA ≤ I <sub>REG2</sub> ≤ 140 mA	_	-	50	mV
SVRR2	supply voltage ripple rejection	f = 200 Hz; 2 V (p-p)	60	-	_	dB
V <sub>REGd2</sub>	drop-out voltage	I <sub>REG2</sub> = 140 mA	-	1.2	_	V
I <sub>REGm2</sub>	current limit	V <sub>REG2</sub> > 4.5 V; note 4	200	T-	600	mA
I <sub>REGsc2</sub>	short-circuit current	$R_L \le 0.5 \Omega$ ; note 4	-	130		mA_
	r 3 (I <sub>REG3</sub> = 5 mA unless otherwi	se specified)				
V <sub>BEG3</sub>	output voltage					
		0.5 mA ≤ I <sub>REG3</sub> ≤ 50 mA	4.8	5.0	5.2	V
		7 V ≤ V <sub>P</sub> ≤ 18 V	4.8	5.0	5.2	٧
		18 ≤ V <sub>P</sub> ≤ 50 V	4.8	5.0	5.2	V

TDA3602


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
ΔV <sub>REGL3</sub>	output voltage	sleep mode; I <sub>REG3</sub> ≤ 10 mA; note 2	4.5	5.0	5.5	V
I <sub>LO1</sub>	leakage output current	$V_p = 0$ ; $V_{bu} = 6 V$ ; $V_{REG3} = 6 V$		_	-1	μА
$\Delta V_{REG3}$	line regulation	7 V ≤ V <sub>P</sub> ≤ 18 V	_	İ	50	mV
$\Delta V_{REGL3}$	load regulation	0.5 mA ≤ I <sub>REG3</sub> ≤ 50 mA			50	mV
SVRR3	supply voltage ripple rejection	f = 200 Hz; 2 V (p-p)	60			dB
$V_{REGd3}$	drop-out voltage	I <sub>REG3</sub> = 50 mA; note 5		-	0.4	v
REGm3	current limit	V <sub>REG3</sub> > 4.5 V; note 6	140		500	mA
Switch				<u> </u>		1
V <sub>swd</sub>	drop-out voltage	I <sub>sw</sub> = 50 mA		<u> </u>	0.45	Īν
swm	maximum current		140			mA

#### Notes

- 1. Minimum operating voltage only if V<sub>P</sub> has exceeded 8 V.
- 2. In the sleep mode, Regulators 1 and 2 are off. In the coma mode, the state control circuit is also switched off, to make the quiescent current as low as possible.
- 3. Hold circuit can sink this current in the RESET state and the ON state.
- 4. The foldback current protection limits the dissipated power at short-circuit (see Fig.5).
- 5. The drop-out voltage of Regulator 3 is measured between  $V_{bu}$  and  $V_{REG3}$  (pins 8 and 7).
- 6. At current limit, I<sub>REGm</sub> is held constant (behaviour in accordance with the broken line in Fig.5)

Table 1 State control pin.

V <sub>P1</sub> SCHMITT TRIGGER IS TRUE							
STATE	REG3 (5 V)	REG1 + REG2	RESET	REMARKS			
Coma	LOW current	off	0	stabilizer consumes low quiescent current; state control circuit is switched off to lower the quiescent current			
Sleep	LOW current	off	0	state control circuit on			
Wake	HIGH current	off	0	CPU in sleep mode			
Reset	HIGH current	off	1	CPU called up			
On	HIGH current	on	1	normal operation			
Power on	HIGH current	off	1	V <sub>P1</sub> rises from 0 to 8.5 V or higher (first start-up)			
Power off	off	off	0	$V_{P2}$ falls from $V_P$ to less than 3 V ( $V_{REG3} = 2.5 \text{ V}$ )			



TDA3602





Table 2 Logic table HOLD function.

	INPUTS FOR HOLD (note 1)					
V <sub>bu</sub>	V <sub>P</sub> SCHMITT TRIGGER	ON STATE	REG1	REG2	HOLD	
1	0	X	0	0	0	
0	1	x	0	1 0 1	0	
1	1	o	0	0 1	0	
1	1	1	0	×	0	
1	1	1 1	x	0	0	
1	1	1	1	1 1	1	

#### Note

1. 0 = off; 1 = on; X = don't care.

### TDA3602




#### QUALITY SPECIFICATION

Quality in accordance with UZW-BO/FQ-0601.

#### **TEST INFORMATION**

The outputs of the regulators are measured by means of a selector switch (one by one). In addition, switch SW2 is only closed when  $V_{\text{bu}}$  is greater than  $V_{\text{p}}$ ; then the internal switch of the TDA3602 is opened.  $V_{\text{bu}}$  (pin 8) can only withstand a 50 V load dump pulse when switch SW2 is kept open or when switch SW2 is replaced by a 100  $\Omega$  resistor.



TDA3602

#### **APPLICATION INFORMATION**

#### Noise

**Table 3** Noise at regulator outputs dependent on capacitive load  $(C_1)$ .

1	LATOR te 1)	C <sub>L</sub>				
REG	ار	<b>10</b> μ <b>F</b>	47 μF	<b>220</b> μF		
1	150 mA	800 μV	220 μV	160 μV		
2	100 mA	500 μV	115 μV			
3	50 mA	350 μV	190 μV			

#### Note

1. Regulators loaded with 100 mA; noise in  $\mu$ V RMS (B = 10 Hz to 1 MHz).

The available noise at the output of the regulators depends on the bandwidth of the regulators, which can be adjusted by means of the load capacitors. The noise figures are given in Table 3.

Although stability is guarenteed when  $C_L$  is higher than 10  $\mu F$  (over temperature range) with tan ( $\phi$ ) = 1 in the frequency range 1 kHz to 20 kHz, it is recommended to use a 47  $\mu F$  load capacitor for Regulators 1 and 2. When a microprocessor is supplied by Regulator 3 much noise can be produced by this microprocessor. This noise is not influenced by increasing the load capacitor of Regulator 3.

The noise on the supply line depends on the supply capacitor. When a high frequency capacitor of 220 nF with an electrolytic capacitor of 100  $\mu$ F in parallel is placed directly over pin 1 (V<sub>P</sub>) and pin 6 (ground) the noise is minimized.

The stabilizer is in 'power on' after the supply is reconnected ( $V_{bu}$  > 7.9 V) and 0.1 <  $V_{sc}$  < 2.2 V.

#### **Application circuits**

STABILIZER WITHOUT MICROPROCESSOR 1

The low end application is illustrated in Fig.7. When switch SW1 is closed, a pulse is generated at the state control input by C5 and R1, and the regulator is switched from power off to the on mode (all three regulators are on). The HOLD signal can be used to control the mute signal for the power amplifiers. This signal is HIGH when all the regulators are in regulation and  $V_{P1}$  Schmitt trigger is true.

STABILIZER WITHOUT MICROPROCESSOR 2

Fig.8 illustrates the application circuit for a low end radio set with push switches when no microprocessor is used. The stabilizer can be switched to the on mode by pressing switch SW1. In this mode, Regulators 1 and 2 are switched on, so transistor T1 takes over from switch SW1. The stabilizer can only be switched off by connecting the base of T1 to ground (SW1 not pressed). This can be achieved by pressing switch SW2.

The hold signal is only HIGH when the device is in the on mode and both  $V_P$  and the regulators are available, so that this signal can be used to control the power stages (mute). During a fault condition, this signal turns LOW immediately.

When the stabilizer is connected to the supply for the first time, the initial state will be the power-on stage, so Regulators 1 and 2 are not switched on.

STABILIZER USED WITH MICROPROCESSOR

For a good understanding of the high end application, shown in Fig.10, consult the flow chart of Fig.9.

When the set is off, a reset can be generated by connecting the set to the supply for the first time (stabilizer in power-on), or by pressing any key on the key matrix (stabilizer in reset mode). When the reset is generated, the stabilizer is held in the reset mode for a short period by T1. The microprocessor has to take over control by making reset mode equal to 0. The microprocessor can then proceed with the initializing process. After this action, the microprocessor has to check if the correct key has been pressed. If so, the radio can be switched on by making on equal to 0; if not, the microprocessor must switch the device to the coma mode again, by making reset mode and on both equal to 1; (wake mode is entered after a short time constant, determined by R1 x C7 x constant), and switch itself to sleep mode.


When the reset is generated for the first time (power-on mode), the mode of the device can be detected by the hold signal. If on = 0 and hold remains LOW, then the microprocessor is in the power-on mode. In this event, the microprocessor must go to the switch-off routine (making on and reset mode both equal to 1).


July 1994

1819

7110826 0081929 166 🖿

### TDA3602







July 1994

1820

7110826 0081930 988





TDA3602

# Example of a modern car radio design with the TDA3602

**DESIGN CONSIDERATIONS** 

A modern car radio set meets the following design considerations:

- Semi on/off logic. The radio set has to switch on/off by pressing the on/off key or by switching the ignition
- 2. Security code check
- Low quiescent current in standby (this means that the microprocessor is off when the set is off)
- 4. The set must recover the state it had before an engine start or load dump
- Apart from HOLD, RESET and V<sub>P</sub> only two more I/O lines are used for full on/off logic
- 6. Supply by 1 or 2 supply lines
- Radio Data System (RDS) should be implemented in the set, but this is not a regulator problem
- 8. Lights must switch off during load dump

Although the TDA3602 is designed only to be supplied by a continuous supply (battery), it is also possible to use both a continuous and a switchable supply (ignition). The ignition can be used to supply also the TDA3602, although in this event additional circuitry is needed.

APPLICATION CIRCUIT WITH (SEMI-)FULL ON/OFF LOGIC

The application circuit of Fig.11 will meet all the above mentioned design considerations. Three circuit parts can be distinguished:

#### Reset circuitry

A reset is required to call-up the microprocessor when it is switched to the sleep mode or the power-on reset (first initialization of the microprocessor). To achieve this, three different types of resets should be generated:

- 1. When the set has been disconnected from the supply, the microprocessor must be initialized at connection to the supply for the first time. The output ports of the microprocessor are in a random state. To ensure correct initialization, a reset has to be generated. This is accomplished by the power-on state of the TDA3602. In this state the reset output is HIGH and Regulators 1 and 2 are disabled (despite the voltage on the state control pin V<sub>sc</sub> being below 1.1 V). Only after the voltage on the state control pin has risen above 2.2 V can Regulators 1 and 2 be switched on again by pulling the state control pin below 1.1 V.
- In the sleep mode the microprocessor should be called up by pressing the on/off key (normal off condition). Now the reset is also generated by the RESET output of the TDA3602. This reset output will go HIGH when V<sub>sc</sub> decreases from the value V<sub>REG3</sub> to below 1.9 V.
- (V<sub>P</sub> below 7.1 V, V<sub>REG1</sub> < V<sub>REG1</sub> nominal –0.3 V or V<sub>P</sub>>1 8 V), HOLD drops to logic 0 and the microprocessor switches off the set. In accordance with the design considerations is that the mode of operation must switch to the state it was in before an engine start or


switches off the set. In accordance with the design considerations is that the mode of operation must switch to the state it was in before an engine start or load dump occurred. To achieve this the HOLD output of the TDA3602 can be used to generate a reset pulse (only when  $V_{\rm sc}$  remains below 1.1 V).

The RESET and HOLD outputs of the TDA3602 are combined to generate the reset pulses. The pulses are created by differentiating the outputs, using capacitors C8 and C9. The reset pulses are added by means of the diodes D2 and D3. The time constants are:

- tres<sub>res(nse)</sub> =  $3 \times R7 \times C8 = 3 \times 10 \text{ k}\Omega \times 1 \text{uF} = 30 \text{ ms}$ 
  - on/off button S1 should be pressed for at least 30 ms, before the microprocessor will see this
- $tres_{hold(rise)} = 3 \times R7 \times C9 = 5.4 \text{ ms}$
- tres<sub>(dis)</sub> = 3 x R8 x C8 = 140 ms

3. At fault conditions

tres<sub>hold(dist)</sub> = 3 x R9 x C9 = 25 ms
 the microprocessor has to wait and check if HOLD remains LOW for at least 25 ms before it switches off; now it is certain that a correct reset will occur to wake up the microprocessor again.



TDA3602

A reset by the hold function can only be created when the state control pin remains LOW. This is accomplished by means of transistor T1 when Port P0,0 is high ohmic. Because of resistors R2, R3 and R5 the transistor will switch off when  $V_{\rm igntion}$  falls below a level of 5.0 V. During an engine start, when  $V_{\rm igntion}$  reaches voltages as low as 5 V, the transistor will switch off. Regulators 1 and 2 are already switched of by means of the  $V_{\rm P}$  Schmitt-trigger, causing the HOLD output to go LOW. When  $V_{\rm igntion}$  again increases the transistor will be switched on again (Port P0,0 has to be open = logic 1), thereby switching the state control pin to 0 V. As  $V_{\rm igntion}$  continues to increase above 7.6 V ( $V_{\rm nse}$  of the  $V_{\rm P1}$  Schmitt-trigger) Regulators 1 and 2 will again switch on causing the HOLD output to go HIGH, creating a new reset pulse.

The set can also be switched off by opening the ignition key, causing transistor T1 to switch off. When the ignition key is closed again, the set will restart to the original situation that existed before the ignition key was opened. The charge time of C6 equals 3 x R4 x C6 = 14 ms. This is less than the reset time tres $_{\rm res(nse)}$ . To avoid the TDA3602 switching to coma mode before the microprocessor is awakened, a double function has been given to T1. During a reset pulse T1 is on (because of resistor R7), thus  $\rm V_{\infty}$  will remain 0 V provided a reset occurs. After the reset pulse has disappeared, the microprocessor is able to fully control  $\rm V_{\infty}$  by mean of Port P0,0 or Port P1,1.

#### Security code circuitry

When the set is off and it is pulled out of RETRACK, x3 and x4 are disconnected thereby switching the base of transistor T1 to the output voltage of Regulator 3 (using resistors R5 and R6). Transistor T1 is starting to conduct and a RESET pulse is generated. The microprocessor is activated and checks if Port P1,0 = logic 1. If this is so, the microprocessor knows that the set is pulled out of RETRACK and that time is limited to finish the program correctly (because the microprocessor is operating on the charge of capacitor C3). The security flag has to be set in an EEPROM and the microprocessor can switch to power-down before Regulator 3 switches to power-off.

Another possibility is that the set was running and pulled out of RETRACK. Now a hold is generated, and the hold interrupt routine has to check the security in Port P1,0.

R6 is an internal resistor in the microprocessor. An external resistor limits however the spread.

#### Bulb circuitry

The lights are switched on provided the RESET output of the TDA3602 is HIGH. This normally occurs when the set is switched on. Only at first connection (power-off) will the RESET output be HIGH when the set is off. In this event the lights are also switched on. This is not a problem because the required time for initializing the microprocessor will be very short.

When a load dump occurs, the RESET output will go LOW, disabling the lights. With the aid of this feature it is possible to prevent the light bulbs being damaged at load dump.

#### Noise.

Regulators 1 and 2 are loaded with a 47  $\mu$ F/16  $\,$ V load capacitor because of output noise. With this value the output noise will be lower than 220  $\mu$ V for Regulator 1 and lower than 120  $\mu$ V for Regulator 2 (see Table 3 and associated text).

To minimize the noise on the supply line, capacitors C1 and C2 should be placed as close as possible across the supply and ground pins of the TDA3602.

#### Timing diagram

In the timing diagram all of the situations which can occur are shown (see Fig.12). A HIGH of switch S1 indicates that S1 is pressed. A HIGH on Port P0,0 indicates that Port P0,0 is high ohmic (Port P0 is an open-collector output). If no open-collector output is available another port can be used, but an extra diode has to be added in series with this port to prevent T1 being switched on by this port. A HIGH for the microprocessor indicates that the microprocessor is operating, a LOW indicates that the microprocessor is in standby mode.

The following situations are covered in the timing diagram:

- Initialization of the microprocessor (TDA3602 in power-off mode)
- Switching the ignition with the set off (Port P0,0 = logic 0)
- Switching the set on/off/on by pressing S1 sequentially (ignition available)
- 4. Switching behaviour at engine start and load dump (set on)
- Switching the set off and on again by switching the ignition.

July 1994

1825

7110826 0081935 46T 🚥


TDA3602

The timing diagram can only be understood after a thorough investigation of the flow charts (see section Flow chart semi on/off logic with security code). Furthermore short and long RESET pulses can be seen (see Fig.12).

Flowchart semi on/off logic with security code

This section describes the software for controlling the TDA3602 (semi on/off logic). A "o" in the flowchart flow diagram Fig. 13, indicates that the port mentioned is switched as an output. A "1" indicates that the port mentioned is switched as an input (temporarily).


The flowchart of figure 13 can be used for semi on/off logic.




July 1994

1826

🖿 7110826 0081936 3T6 🖿



### TDA3602




July 1994

1828

7110826 0081938 179

TDA3602



#### FULL ON/OFF LOGIC

Using application circuit Fig.14, full on/off logic can be achieved. Also extra software loops are required to enable the set when ignition is off. The set can be controlled by Port P1,1 if the ignition is off (thus no extra I/O ports of the microprocessor are required for full on/off logic).

Because Port P1,1 is a part of the key matrix the complete key-scan loop must be finished within less than 0.5 x R4 x C6 = 2.4 ms, otherwise the TDA3602 will enter the reset state and Regulators 1 and 2 are switched off during this key-scan loop. When the time of the complete loop is within 2.4 ms the  $V_{\rm sc}$  will remain below 2 V (thus Regulators 1 and 2 remain on).

It is also possible to switch Port P1,1 during the key-scan loop sequentially from output (logic 0) to input. If this is achieved within a time period of 1 ms,  $V_{\rm sc}$  cannot become HIGH long enough to switch Regulators 1 and 2 off.

When ignition is available, transistor T1 overrules Port P1,1. In this event no variation on  $V_{\rm sc}$  is seen during the key-scan loop.

The flow chart presented in Fig.15 is only required for the full on/off logic application of Fig.14.

The complete key-scan routine must be finished within 2.4 ms (when ignition is off) and that the key-scan routine has to end with a statement P1,1 = logic 0. In the flow chart of the key-scan routine, Sx is the start value of the rows and Sy the start value of the columns. With Sx = 1 and Sy = 1, one '0' is shifted on the output ports P0,1 to P0,5 and the input ports P1,1 to P1,5 are being read sequentially per shift action.

Connections between microprocessor and Regulator 2 supplied

When digital ICs, supplied by Regulator 2, are connected to I/O ports (especially Ports 1 and 2), special attention in the software has to be taken to avoid currents flowing from Regulator 3 to Regulator 2. Because of ESD diodes in digital ICs a current can flow from an output port (which is in a high state) through the ESD diode into Regulator 2. This will cause an increase in the quiescent current of the set. The recommended action to avoid this problem is to switch the specific I/O ports to logic 0.

