

N-Channel Enhancement-Mode Power Field-Effect Transistors (MegaFETs)




14 A, 50 V

 $r_{ds(on)} = 0.1\Omega$ **Features:**


- Single pulse avalanche energy rated
- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance

The RFD14N05, RFD14N05SM, and RFP14N05 n-channel power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers and emitter switches for bipolar transistors. These transistors can be operated directly from integrated circuits.

The RFD14N05 is supplied in the JEDEC TO-251 plastic package, the RFD14N05SM in the JEDEC TO-252 plastic package and the RFP14N05 in the JEDEC TO-220AB plastic package.

TERMINAL DIAGRAM**N-CHANNEL ENHANCEMENT MODE****TERMINAL DESIGNATION****JEDEC TO-251AA****JEDEC TO-252AA**

92CS-43478

TERMINAL DESIGNATION

92CS-39528

JEDEC TO-220AB**MAXIMUM RATINGS, Absolute-Maximum Values ($T_c = 25^\circ\text{C}$):**

DRAIN-SOURCE VOLTAGE, V_{DS}	50 V
DRAIN-GATE VOLTAGE, $R_{DS} = 1\text{ M}\Omega$, V_{DGR}	50 V
GATE-SOURCE VOLTAGE, V_{GS}	$\pm 20\text{ V}$
DRAIN CURRENT:	
RMS Continuous, I_D	14 A
Pulsed, I_{DM}	35 A
SINGLE PULSE AVALANCHE ENERGY RATING, E_{AS}^*	100 mJ
AVALANCHE CURRENT, I_{AS}	14 A
POWER DISSIPATION, P_T :	
At $T_c = 25^\circ\text{C}$	40 W
Derate above $T_c = 25^\circ\text{C}$	0.32 W/ $^\circ\text{C}$
OPERATING AND STORAGE TEMPERATURE, T_j , T_{stg}	-55 to $+150^\circ\text{C}$

* $V_{DS} = 10$ volts, starting $T_j = 25^\circ\text{C}$, $L = 820\text{ }\mu\text{H}$, $I_{peak} = 14\text{ A}$, see figures 12 and 13.

RFD14N05, RFD14N05SM, RFP14N05

ELECTRICAL CHARACTERISTICS, Case Temperature (T_c) = 25°C unless otherwise specified

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		MIN.	MAX.		
Drain-Source Breakdown Voltage	BV_{DSS} $I_D = 0.25\text{ mA}, V_{GS} = 0\text{ V}$	50	—	V	
Gate-Threshold Voltage	$V_{GS(th)}$ $V_{GS} = V_{DS}, I_D = 0.25\text{ mA}$	2	4		
Zero-Gate Voltage Drain Current	I_{DSS} $V_{DS} = 40\text{ V}, V_{GS} = 0\text{ V}$ $T_C = 150^\circ\text{C}$	—	1 50	μA	
Gate-Source Leakage Current	I_{GSS} $V_{GS} = \pm 20\text{ V}, V_{DS} = 0\text{ V}$	—	100	nA	
Static Drain-Source On-Resistance	$r_{DS(on)}$ $I_D = 14\text{ A}, V_{GS} = 10\text{ V}$	—	0.1	Ω	
Turn-On Time	t_{on} $V_{DD} = 25\text{ V}, I_D = 7\text{ A}$ $I_{G1} = I_{G2} = 0.2\text{ A}$ $V_{GS}(\text{clamp}) + 10\text{ V}, -0.6\text{ V}$ $R_L = 3.57\text{ }\Omega$	—	60	ns	
Turn-On Delay Time	$t_d(on)$	—	14 (typ.)		
Rise Time	t_r	—	26 (typ.)		
Turn-Off Delay Time	$t_d(off)$	—	45 (typ.)		
Fall Time	t_f	—	17 (typ.)		
Turn-Off Time	t_{off}	—	100		
Total Gate Charge	$Q_g(\text{total})$ $V_{DD} = 40\text{ V}$ $I_D = 14\text{ A}$	$V_{GS} = 0\text{--}20\text{ V}$	—	40	nC
Gate Charge at 10 V	$Q_g(10)$	$V_{GS} = 0\text{--}10\text{ V}$	—	25	
Threshold Gate Charge	$Q_g(th)$ $R_L = 2.86\text{ }\Omega$	$V_{GS} = 0\text{--}2\text{ V}$	—	1.5	
Plateau Voltage	$V(\text{plateau})$ $I_D = 14\text{ A}, V_{DS} = 15\text{ V}$	—	7.5	V	
Turn-Off Energy Loss per Cycle	E_{off} $V_{DD} = 25\text{ V}, I_D = 7\text{ A}, R_L = 0.2\text{ }\mu\text{H}$ $R_L = 3.57\text{ }\Omega, I_{G1} = I_{G2} = 0.2\text{ A}$ $V_{GS}(\text{clamp}) + 10\text{ V}, -0.6\text{ V}$	—	14	μJ	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	—	3.125	$^\circ\text{C/W}$	
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	TO-251 & TO-252	—		100
		TO-220	—		80

4

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		MIN.	MAX.	
Diode Forward Voltage V_{SD}	$I_{SD} = 14\text{ A}$	—	1.5	V
Reverse Recovery Time t_{rr}	$I_F = 14\text{ A}$, $dI_F/dt = 100\text{ A}/\mu\text{s}$	—	125	ns




Fig. 1 - Safe-operating-area curve. (Curves must be derated linearly with increase in case temperature.)




Fig. 2 - Maximum continuous drain current vs. temperature.

RFD14N05, RFD14N05SM, RFP14N05




Fig. 3 - Normalized power dissipation vs. temperature derating curve.




Fig. 4 - Typical saturation characteristics.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Normalized R_{ds(on)} vs. junction temperature.




Fig. 7 - Normalized gate threshold voltage.




Fig. 8 - Normalized drain source breakdown voltage vs. temperature.

RFD14N05, RFD14N05SM, RFP14N05




Fig. 9 - Typical capacitance vs. voltage.




Fig. 10 - Normalized switching waveforms for constant gate current. (Refer to RCA application notes AN-7254 and AN-7260.)




Fig. 11 - Resistive switching.




Fig. 12 - Unclamped energy test circuit.




Fig. 13 - Unclamped energy waveforms.