

C3D1P7060QSilicon Carbide Schottky Diode

Z-RECTM RECTIFIER

 $V_{RRM} = 600 \text{ V}$ $I_{F} (T_{c}=135^{\circ}\text{C}) = 3 \text{ A}$ $Q_{c} = 4.4 \text{ nC}$

Features

- 600-Volt Schottky Rectifier
- Optimized for PFC Boost Diode Application
- Zero Reverse Recovery Current
- High-Frequency Operation
- Temperature-Independent Switching Behavior
- Extremely Fast Switching
- Positive Temperature Coefficient on V_E


Benefits

- Small compact surface mount package
- Essentially No Switching Losses
- Higher Efficiency
- Reduction of Heat Sink Requirements
- Parallel Devices Without Thermal Runaway

Applications

- Switch Mode Power Supplies
- LED Lighting

Package



PowerQFN 3.3x3.3





Part Number	Package	Marking
C3D1P7060Q	QFN 3.3	C3D1P7060

Maximum Ratings ($T_c = 25$ °C unless otherwise specified)

Symbol	Parameter	Value	Unit	Test Conditions	Note
V _{RRM}	Repetitive Peak Reverse Voltage	600	V		
V_{RSM}	Surge Peak Reverse Voltage	600	V		
V _{DC}	DC Blocking Voltage	600	V		
$\mathrm{I}_{_{\mathrm{F}}}$	Continuous Forward Current	7 3 1.7	А	T _c =25°C T _c =135°C T _c =150°C	See Fig 3
\mathbf{I}_{FRM}	Repetitive Peak Forward Surge Current	7 4.5	А	T_c =25°C, t_p =10 ms, Half Sine pulse T_c =110°C, t_p =10 ms, Half Sine pulse	
\mathbf{I}_{FSM}	Non-Repetitive Peak Forward Surge Current	15 12	А	T_c =25 °C, t_p =10 ms, Half Sine pulse T_c =110 °C, t_p =10 ms, Half Sine pulse	
P_{tot}	Power Dissipation	35.5 13	W	T _c =25°C T _c =110°C	
$T_{_{\mathtt{J}}}$, $T_{_{\mathtt{stg}}}$	Operating Junction and Storage Temperature	-55 to +160	°C		
T_{c}	Maximum Case Temperature	150	°C		



Electrical Characteristics

Symbol	Parameter	Тур.	Max.	Unit	Test Conditions	Note
V _F	Forward Voltage	1.5 1.8	1.7 2.4	V	$I_F = 1.7 \text{ A } T_C = 25^{\circ}\text{C}$ $I_F = 1.7 \text{ A } T_C = 150^{\circ}\text{C}$	
I_R	Reverse Current	10 20	50 100	μΑ	V _R = 600 V T _C =25°C V _R = 600 V T _C =150°C	
Q _c	Total Capacitive Charge	4.4		nC	$V_R = 400 \text{ V, } I_F = 1.7\text{A}$ $di/dt = 500 \text{ A/}\mu\text{s}$ $T_C = 25^{\circ}\text{C}$	
С	Total Capacitance	100 7 6		pF	$V_R = 0 \text{ V, } T_C = 25^{\circ}\text{C, } f = 1 \text{ MHz}$ $V_R = 200 \text{ V, } T_C = 25^{\circ}\text{C, } f = 1 \text{ MHz}$ $V_R = 400 \text{ V, } T_C = 25^{\circ}\text{C, } f = 1 \text{ MHz}$	

Note:

Thermal Characteristics

S	ymbol	Parameter	Тур.	Unit
	$R_{_{\theta JC}}$	Package Thermal Resistance from Junction to Case	3.8	°C/W

Typical Performance




Figure 1. Forward Characteristics





Figure 2. Reverse Characteristics

^{1.} zThis is a majority carrier diode, so there is no reverse recovery charge.



Typical Performance






Figure 3. Current Derating




Figure 5. Recovery Charge vs. Reverse Voltage

Figure 4. Power Derating




Figure 6. Capacitance vs. Reverse Voltage



Typical Performance




Figure 7. Transient Thermal Impedance

Diode Model

$$\begin{array}{c|c} - & & \\ \hline - & & \\ - & & \\ \hline - & & \\ - & & \\ \hline - & & \\ - & & \\ \hline - & & \\ - & & \\ \hline - & & \\ - & & \\ \hline - & & \\ - & & \\ \hline - & & \\ - & & \\ \hline - & & \\ - & & \\ \hline - & & \\ - & & \\ \hline - & &$$

$$Vf_T = V_T + If^*R_T$$

$$V_T = 0.99 + (T_J^* -1.5^*10^{-3})$$


$$R_T = 0.22 + (T_J^* 2.6^*10^{-3})$$

Note: T_j = Diode Junction Temperature In Degrees Celsius



Package Dimensions


Package QFN 3.3




All Dimensions are in mm Tolerances are 0.05 mm if not specified NC = No Connect



Recommended Landing Pattern (All Dimensions are in mm)





Note: The design of the land pattern and the size of the thermal pad depend mainly on the thermal characteristic and power dissipation. In general, the size of the thermal pad should be as close to the exposed pad of the package as possible, provided that there is no bridging between the thermal pad and the lead pads.

The 0.050mm extra length and width provides space to accommodate the placement tolerance of the component during pick and place process. The 0.150mm along the perimeter present areas for solder to form fillet along the side metal edges of the package.

Note: Recommended soldering profiles can be found in the applications note here: http://www.cree.com/power_app_notes/soldering





Notes

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS2), as implemented January 2, 2013. RoHS Declarations for this product can be obtained from your Cree representative or from the Product Documentation sections of www.cree.com.

REACh Compliance

REACh substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a Cree representative to insure you get the most up-to-date REACh SVHC Declaration. REACh banned substance information (REACh Article 67) is also available upon request.

• This product has not been designed or tested for use in, and is not intended for use in, applications implanted into the human body nor in applications in which failure of the product could lead to death, personal injury or property damage, including but not limited to equipment used in the operation of nuclear facilities, life-support machines, cardiac defibrillators or similar emergency medical equipment, aircraft navigation or communication or control systems, air traffic control systems, or weapons systems.