HAT2173H

Silicon N Channel Power MOS FET Power Switching

REJ03G0030-0100Z
Rev.1.00
May.06.2003

Features

- Capable of 8V gate drive
- Low drive current
- High density mounting
- Low on-resistance
  $R_{DS(on)}$ = 12 mΩ typ. (at V_{GS} = 10 V)

Outline

LFPAK



1, 2, 3	Source
4	Gate
5	Drain

Absolute Maximum Ratings

(Ta = 25°C)

Item	Symbol	Ratings	Unit
Drain to source voltage	V_{DSS}	100	V
Gate to source voltage	V_{GSS}	±20	V
Drain current	I_D	25	A
Drain peak current	$I_{D(pulse)}$ Note1	100	A
Body-drain diode reverse drain current	I_{DR}	25	A
Avalanche current	I_{AP} Note 2	25	A
Avalanche energy	E_{AR} Note 2	62.5	mJ
Channel dissipation	Pch Note3	30	W
Channel to Case Thermal Resistance	θch-C	4.17	°C/W
Channel temperature	Tch	150	°C
Storage temperature	Tstg	–55 to +150	°C

Notes: 1. PW ≤ 10 μs, duty cycle ≤ 1%
2. Value at Tch = 25°C, Rg ≥ 50 Ω
3. Tc = 25°C

Electrical Characteristics

(Ta = 25°C)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Drain to source breakdown voltage	$V_{(BR)DSS}$	100	—	—	V	I_D = 10 mA, V_{GS} = 0
Gate to source breakdown voltage	$V_{(BR)GSS}$	± 20	—	—	V	I_G = ±100 µA, V_{DS} = 0
Gate to source leak current	I_{GSS}	—	—	± 10	µA	V_{GS} = ±16 V, V_{DS} = 0
Zero gate voltage drain current	I_{DSS}	—	—	1	µA	V_{DS} = 100 V, V_{GS} = 0
Gate to source cutoff voltage	$V_{GS(off)}$	4.0	—	6.0	V	V_{DS} = 10 V, I_D = 20 mA
Static drain to source on state resistance	$R_{DS(on)}$	—	12	15	mΩ	I_D = 12.5 A, V_{GS} = 10 V Note4
	$R_{DS(on)}$	—	13	17.5	mΩ	I_D = 12.5 A, V_{GS} = 8 V Note4
Forward transfer admittance	$\|y_{fs}\|$	27	45	—	S	I_D = 12.5 A, V_{DS} = 10 V Note4
Input capacitance	Ciss	—	4350	—	pF	V_{DS} = 10 V V_{GS} = 0 f = 1 MHz
Output capacitance	Coss	—	520	—	pF	
Reverse transfer capacitance	Crss	—	150	—	pF	
Gate resistance	Rg	—	0.5	—	Ω	
Total gate charge	Qg	—	61	—	nc	V_{DD} = 50 V V_{GS} = 10 V I_D = 25 A
Gate to source charge	Qgs	—	23	—	nc	
Gate to drain charge	Qgd	—	14.5	—	nc	
Turn-on delay time	$t_{d(on)}$	—	20	—	ns	V_{GS} = 10 V, I_D = 12.5 A V_{DD} ≅ 30 V R_L = 2.4 Ω Rg = 4.7 Ω
Rise time	t_r	—	15	—	ns	
Turn-off delay time	$t_{d(off)}$	—	37	—	ns	
Fall time	t_f	—	5.7	—	ns	
Body–drain diode forward voltage	V_{DF}	—	0.82	1.07	V	IF = 25 A, V_{GS} = 0 Note4
Body–drain diode reverse recovery time	t_{rr}	—	55	—	ns	IF = 25 A, V_{GS} = 0 diF/ dt = 100 A/ µs

Notes: 4. Pulse test

Main Characteristics



Drain to Source Saturation Voltage vs. Gate to Source Voltage



Static Drain to Source on State Resistance vs. Drain Current



Static Drain to Source on State Resistance vs. Temperature



Forward Transfer Admittance vs. Drain Current



Body-Drain Diode Reverse Recovery Time



Typical Capacitance vs. Drain to Source Voltage



Dynamic Input Characteristics



Switching Characteristics



Reverse Drain Current vs. Source to Drain Voltage



Maximum Avalanche Energy vs. Channel Temperature Derating



Avalanche Test Circuit



Avalanche Waveform

$$E_{AR} = \frac{1}{2} L \bullet I_{AP}^2 \bullet \frac{V_{DSS}}{V_{DSS} - V_{DD}}$$



Normalized Transient Thermal Impedance vs. Pulse Width



Switching Time Test Circuit



Switching Time Waveform



Package Dimensions

As of January, 2003

Unit: mm





Package Code	LFPAK
JEDEC	—
JEITA	—
Mass (reference value)	0.080 g

*Ni/Pd/Au plating

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

http://www.renesas.com

Colophon 0.0