



FSA805 — USB2.0 High-Speed (480Mbps), UART, and Audio Switch with Negative Signal Capability

Features

- 3:1 Switch Handles:
- Audio Headsets
- UART
- Up to 2 High-Full and Low-Speed USB Data
- Negative-Swing-Capable Audio Channel
- Built-in Termination Resistors for Audio Pop Reduction
- Simple Switch Control Using Two Select Pins

Description

The FSA805 is a 3:1 USB accessory switch that enables USB data, stereo/mono audio, and UART data to share a common connector port. It is designed for high-speed USB 2.0 signaling. The architecture is designed to allow audio signals to swing below ground (to -0.8V) so a common USB and headphone jack can be used for personal media players and portable peripheral devices.

The FSA805 meets both USB Rev. 2.0 and micro-USB specifications.

Applications

Cell Phones, MP3 Players, PDAs

Ordering Information

Part Number	Operating Temperature Range	Top Mark	© Eco Status	Package
FSA805UMX	-40 to +85°C	JZ	Green	12-Lead Quad, UMLP, 1.8x1.8mm

For Fairchild's definition of Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html.




Figure 1. Functional Block Diagram

Application Diagram




Figure 2. Typical Application

Functional Description

The FSA805 USB2.0 accessory switch is designed to consolidate wired accessories for portable devices, such as cellular telephones and portable audio players. The benefits of consolidation include reduced space requirements from a reduction of connectors and their size. The micro-USB connector, for example, reduces connector height and depth, allowing for slimmer overall designs. Using the USB industry standard and a common connector type for devices such as chargers and headsets, greatly reduces the waste associated with new phone purchases by allowing re-use of the devices.

Using just five wires for all connection types considerably reduces the cost of wired accessories and simplifies their construction. The FSA805 facilitates adopting this methodology because it is designed to redirect the DP/DM pins from the USB connector to one of three ports at the baseband's discretion.

Applications with Multiple USB Controllers

The FSA805 UART port (RxD_HOST, TxD_HOST) can be used as a High-speed USB interface. This allows it to operate in an application with two USB controllers (one full speed, and the other full or high speed).

In this configuration, it is recommended to configure the switches to OPEN before switching to the other (second) USB interface. The OPEN setting duration should be long enough for the accessory to go to a SE0 state, so when the switch is set to the other (second) USB port, the new controller re-enumerates.

Mode Descriptions

The FSA805 has two select pins to control the switching operations, SEL[0], and SEL[1]. Table 1 describes mode operation.

Table 1. Selection Truth Table

SEL[1]	SEL[0]	Switch Action	Description
0	0	OPEN	Open all switch paths (device in low-power mode) ⁽¹⁾
0	1	USB, UART	Closes USB/UART1 path to D+/D-, default condition ⁽²⁾ - DP_CON connected to RxD_HOST - DM_CON connected to TxD_HOST
1	0	USB, UART	Closes USB/UART2 path to D+/D DP_CON connected to DP_HOST - DM_CON connected to DM_HOST
1	1	AUDIO	Closes audio path to D+/D- only - DP_CON connected to R_HOST - DM_CON connected to L_HOST

Notes:

- 1. When the audio switch is in the OPEN position (Table 1, line1), the R and L are terminated to GND with internal termination resistors to discharge any stray capacitance that could cause audio pop.
- 2. The SELECT pins are CMOS inputs and should not be left in a floating condition. Some applications require the UART path be in the CLOSED position on power-up for initial programming of the device under test. If that condition is desired, the two SELECT pins should be pulled to the correct levels with external resistors that should exceed 100KΩ to reduce the static power consumption. In other applications, adding weak pull-down resistors to GND defaults the device to all paths open (low-power mode).

Pin Configuration




Figure 3. 12-Pin, UMLP Pin Assignments (Top-Through View)

Pin Descriptions

Name	Pin#	Description				
USB Interfac	е					
DD HOOT	0	D+ signal, dedicated USB port to be connected to the resident USB transceiver on the phone.				
DP_HOST	3	Can also be used for UART signaling.				
DM HOCT	4	D- signal, dedicated USB port to be connected to the resident USB transceiver on the phone.				
DM_HOST	4	Can also be used for UART signaling.				
Audio Interfa	ce					
R_HOST	7	Right audio channel from phone audio-out codec				
L_HOST	8	Left audio channel from phone audio-out codec				
UART Interfa	ice					
TxD_HOST	5	Tx connection from resident UART transceiver on the phone. Can also be used for HS USB signaling.				
RxD_HOST	6	Rx connection from resident UART transceiver on the phone. Can also be used for HS USB signaling.				
Power Interfa	ace					
V _{CC}	2	Input voltage supply pin to be connected to the phone battery output				
Connector In	terface					
GND	9	Ground				
DP_CON	11	Connected to the USB connector D+ pin; depending on the signaling mode, this pin can share D+, R, Rxd, or MIC signals				
DM_CON	10	Connected to the USB connector D- pin; depending on the signaling mode, this pin can share D-, L, or Txd signals				
Switch Contr	ol					
SEL[1:0]	1,12	Switch selection pins; refer to Table 1 for truth table				

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Param	Min.	Max.	Unit		
V _{CC}	Supply Voltage from Battery / Baseba	ind		-0.5	6.0	V
		USB	-1.0	V _{CC} +0.5		
V_{SW}	Switch I/O Voltage	Stereo/Mono Audio Pa	ath Active	-1.5	V _{CC} +0.5	V
		All Other Channels		-0.5	V _{CC} +0.5	
I _{IK}	Input Clamp Diode Current			-50		mA
		USB			50	
I_{SW}	Switch I/O Current (Continuous)	Audio		60	mA	
		All Other Channels		50		
	Peak Switch Current (Pulsed at 1ms Duration, <10% Duty Cycle)	USB			150	mA
I _{SWPEAK}		Audio			150	mA
		All Other Channels			150	mA
T _{STG}	Storage Temperature Range			-65	+150	°C
T_J	Maximum Junction Temperature				+150	°C
T_L	Lead Temperature (Soldering, 10 Seconds)				+260	°C
	IFO 04000 4 0 0	USB Connector Pins	Air Gap		13.0	
FOD	IEC 61000-4-2 System	(D+, D-)	Contact		8.0	
ESD	JEDEC JESD22-A114, Human Body	All Pins		4.5	kV	
	JEDEC JESD22-C101, Charged Device Model All F				1.5	

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Units	
V _{CC}	Battery Supply Voltage	2.7	4.4	V	
		USB Path Active	0	3.6	V
V _{SW}	Switch I/O Voltage	Audio Path Active	-0.8	0.8	V
		UART Active	0	4.4	V
T _A	Operating Temperature		-40	+85	°C

Switch Path DC Electrical Characteristics

All typical values are at T_A=25°C unless otherwise specified.

Or made al	Donomotor	V 00	O an diti an a	$T_A = -40 \text{ to } +85^{\circ}\text{C}$			I Imit
Symbol	Parameter	V _{CC} (V) Conditions		Min.	Тур.	Max.	Unit
Host Interfa	ace Pins (SEL[1:0])			•	•	•	
V _{IH}	Input High Voltage	3.2 to 4.4		1.3			V
V _{IL}	Input Low Voltage	3.2 to 4.4				0.7	V
Switch Off	Characteristics	•			l	l	I
I _{OFF}	Power Off Leakage Current	0	All Ports Except Audio Path V _{SW} =0V to 4.4V, Figure 9			10	μA
USB Switc	h On Path						
USB Analo	ng Signal Range	3.2 to 4.4		0		3.6	V
R _{ONUSB}	HS Switch On Resistance ⁽³⁾	3.2 to 4.4	V _{D+/D-} =0V, 0.4V, I _{ON} =8mA, Figure 8		6	9	Ω
Audio R/L	Switch On Paths						
Audio Anal	log Signal Range	3.2 to 4.4		-0.8		0.8	V
R_{ONAUD}	Audio Switch On Resistance ⁽³⁾	3.2 to 4.4	V _{L/R} =-0.8V, 0.8V, I _{ON} =30mA,			3	Ω
R _{FLAT}	Audio R _{ON} Flatness ⁽⁴⁾	3.2 to 4.4	Figure 8		0.1		Ω
R _{TERM}	Internal Termination Resistors ⁽⁵⁾				1		kΩ
UART Swit	tch On Path						
Analog Sig	nal Range	3.2 to 4.4	V _{SW} =0V, 4.4V, I _{ON} =8mA	0		V _{CC}	V
R _{ONUART}	Switch On Resistance ⁽³⁾	3.2 to 4.4	V _{TxD/RxD} =0V, 3.2V, I _{ON} =8mA, Figure 8		25		Ω
Total Switch	ch Current Consumption						
I _{CCSL}	Battery Supply Sleep Mode Average Current	3.2 to 4.4	Static Current During Sleep Mode (SEL[1:0]=0)		10	15	μA
I _{CCWK}	Battery Supply Active Mode Average Current	3.2 to 4.4	Average Pulse Current (~100µs Pulse)		80	110	μA
	Increase in I _{CCSL} /I _{CCWK} Current	3.2 to 4.4	V_{SEL} = 2.8V and V_{CC} = 4.4V			8	μΑ
I _{CCSELT}	per Control Voltage and V _{CC}	3.2 (0 4.4	V_{SEL} = 1.8V and V_{CC} = 4.4V			10	μA

Notes:

- 3. On resistance is determined by the voltage drop between the both sides of the switch at the indicated current through the switch.
- 4. Flatness is defined as the difference between the maximum and minimum values of on resistance over the specified range of conditions.
- 5. Guaranteed by characterization; not production tested.

Switch Path AC Electrical Characteristics⁽⁶⁾

All typical value are for V_{CC} =3.8V at T_{A} =25°C unless otherwise specified.

Symbol	Parameter		Conditions	Typical	Unit	Figure
		Audio Mode		4		Figure 13
Q	Charge Injection	UART Mode	1.0nF, V _S =0V, R _S =0Ω	4	рC	
		USB Mode	115-022	6		
	Active Channel Crosstalk	Audio Mode	f=20kHz, R_T =32 Ω , C_L =0pF	-95		
	DP_CON to DM_CON	UART Mode	f=1MHz, R_T =50Ω,	-75		
Xtalk		USB Mode	C _L =0pF	-73	dB	Figure 12
7 	Active Channel Crosstalk	MIC on VBUS to R_HOST, L_HOST	f=20kHz, R _T =32Ω,	-105	, db	Tiguic 12
	MIC	MIC on DP_CON to L_HOST (DM_CON)	C _L =0pF			
	Off Isolation Rejection Ratio	Audio Path L_HOST to DM_CON, R_HOST to DP_CON	f=20kHz, R_T =32 Ω , C_L =0pF	-100	dB	Figure 11
O _{IRR}		USB Path DM_HOST to DM_CON, DP_HOST to DP_CON	f=1 MHz, R _T =50Ω,	-80		
		UART Path TxD_HOST to DM_CON, RxD_HOST to DP_CON	C _L =0pF	-85		
THD+N	Total Harmonic Distortion + N	20Hz to 20kHz, R _L =16Ω, Input Signal Range 1.6V _{PP}	0.037	%	Figure 16	
HIDTN	Total Hamionic Distortion + 1	20Hz to 20kHz, R_L =32Ω, Input Signal Range 1.6 V_{PP}	0.025	%	Figure 16	
t _J	Total Jitter (USB Mode)	R_L =50 Ω , C_L =50pF, t_r = t_f =500ps (10-90%) at 480Mbps (PRBS= 2^{15} -1)	130	ps		
BW	-3db Bandwidth (USB Mode	DPHoet/DMHoet)	R_L =50 Ω , C_L =0pF	1150	MHz	Figure 10
DVV	-Jub Bariuwiu(II (UJB Wode)	R_L =50 Ω , C_L =5pF	550	MHz	Figure 10	

Note:

6. Guaranteed by characterization; not production tested.

Capacitance

Cumbal	Doromotor	V 00	Conditions	$T_A = -40 \text{ to } +85^{\circ}\text{C}$			Unit	Figure
Symbol	Parameter	V _{CC} (V)	Conditions	Min.	Тур.	Max.	Unit	Figure
C _{IN}	Select Pins Capacitance ⁽⁷⁾	0	V _{BIAS} =0.2V		2.0		pF	Figure 14
C _{ON(D+, D-)}	D+, D- On Capacitance (HS USB Mode) ⁽⁷⁾	3.8	V _{BIAS} =0.2V, f=1MHz		6.5		pF	Figure 15

Note:

7. Guaranteed by characterization; not production tested.

High Speed USB Eye Compliance Results for All FSA805 Signal Paths

The following figures show high-speed USB 2.0 eye diagrams for each path of the FSA805. Full compliance reports are available upon request. Figure 4 shows the eye diagram of the high-speed USB source used for testing of the FSA800 and FSA805 paths.




Figure 4. High-Speed Eye Diagram for Source Used for All Testing




Figure 5. USB (DP_HOST/DM_HOST) Path High-Speed Eye Diagram




Figure 6. UART (TxD_HOST/RxD_HOST) High-Speed Eye Diagram




Figure 7. Audio Path High-Speed Eye Diagram

Test Diagrams





Figure 8. On Resistance



**Each switch port is tested separately.

Figure 9. Off Leakage




Figure 10. Bandwidth




Figure 11. Channel Off Isolation




Figure 12. Adjacent Channel Crosstalk

Test Diagrams (Continued)




Figure 13. Charge Injection Test




Figure 14. Channel Off Capacitance

Figure 15. Channel On Capacitance





Figure 16. Total Harmonic Distortion

Physical Dimensions



NOTES:

- A. DIMENSIONS ARE IN MILLIMETERS.
- B. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994
- C. LANDPATTERN PER IPC LANDPATTERN CALCULATOR V 2009.18.00
- D. DRAWING FILENAME: MKT-UMLP12A REVISION2

Figure 17. 12-Lead Quad, UMLP, 1.8x1.8mm

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ Auto-SPM™ Build it Now™ CorePLUS™

CorePLUS™
CorePOWER™
CROSSVOLT™
CTL™
Current Transfer Logic™

DEUXPEED®
Dual Cool™
EcoSPARK®
EfficientMax™
■®

Fairchild[®] Fairchild Semiconductor[®] FACT Quiet Series™

FACT Quiet Series™
FACT®
FAST®
FastvCore™

FETBench™ FlashWriter® FPS™ F-PFS™ FRFET® Global Power ResourceSM

Green FPS™ Green FPS™ e-Series™

GmaxTM
GTOTM
IntelliMAXTM
ISOPLANARTM
MegaBuckTM

MICROCOUPLER™
MicroFeT™
MicroPak™
MicroPak2™
MilerDrive™
MotionMax™
Motion-SPM™
OptoHiT™
OPTOLOGIC®

PDP SPM™ Power-SPM™

OPTOPLANAR®

PowerTrench® PowerXS™

Programmable Active Droop™

QFET®

QS™

Quiet Series™

RapidConfigure™

Saving our world, 1mVV/VV/kVV at a time™ SignalWise™

SMART STARTIM
SMART STARTIM
SPM®
STEALTHIM
SuperFETIM
SuperSOTIM-8
SuperSOTIM-6
SuperSOTIM-8
SuperMOSTM
SyncFETIM

Sync-Lock™

SYSTEM®*

GENERAL

The Power Franchise®

Pwer franchise TinyBoost™

TinyBuck™
TinyCalc™
TinyLogic®
TinyOPTO™
TinyPower™
TinyPower™
TinyWire™
TrinyWire™
TriFault Detect™

TRUECURRENT""

uSerDes*

UHC®
UItra FRFET*

UniFET*

VCX**

VisualMax**

XSTM.

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Schilland Letter						
Datasheet Identification	Product Status	Definition				
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.				
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.				
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.				

Rev. 147