

ELECTROSTATIC SENSITIVE DEVICE
OBSERVE HANDLING PRECAUTIONS

MITSUBISHI RF MOSFET MODULE

RA05H8693M

RoHS Compliance, 866-928MHz 5W 14V, 3 Stage Amp.

DESCRIPTION

The RA05H8693M is a 5watt RF MOSFET Amplifier Module that operate in the 866 to 928MHz range.

The battery can be connected directly to the drain of the enhancement-mode MOSFET transistors. The output power and drain current increase as the gate voltage increases.

With a gate voltage around 3.5V (minimum), output power and drain current increases substantially. The nominal output power becomes available at 3.8V (typical) and 4V (maximum).

At $V_{GG}=5V$, the typical gate current is 1 mA.

FEATURES

- Enhancement-Mode MOSFET Transistors ($I_{DD} \geq 0$ @ $V_{DD}=14V$, $V_{GG}=0V$)
- $P_{out} > 5W$, $I_T < 1.4A$ @ $V_{DD}=14V$, $V_{GG}=5V$, $P_{in}=1mW$
- $I_T < 1.4A$ @ $V_{DD}=14V$, $P_{out}=3W$ (V_{GG} control), $P_{in}=1mW$
- Broadband Frequency Range: 866-928MHz
- Low-Power Control Current $I_{GG}=1mA$ (typ) at $V_{GG}=5V$
- Module Size: 60.5 x 14 x 6.4 mm

RoHS COMPLIANCE

- RA05H8693M-101 is a RoHS compliant products.
- RoHS compliance is indicate by the letter "G" after the Lot Marking.
- This product include the lead in the Glass of electronic parts and the lead in electronic Ceramic parts.


How ever ,it applicable to the following exceptions of RoHS Directions.

1. Lead in the Glass of a cathode-ray tube, electronic parts, and fluorescent tubes.
2. Lead in electronic Ceramic parts.

ORDERING INFORMATION:

ORDER NUMBER	SUPPLY FORM
RA05H8693M-101	Antistatic tray, 20 modules/tray

BLOCK DIAGRAM



- ① RF Input (P_{in})
- ② Gate Voltage (V_{GG}), Power Control
- ③ Drain Voltage (V_{DD}), Battery
- ④ RF Output (P_{out})
- ⑤ RF Ground (Case)

PACKAGE CODE: H11S



MAXIMUM RATINGS ($T_{case}=+25^{\circ}C$, unless otherwise specified)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V_{DD}	Drain Voltage	$V_{GG}<5V$	17	V
V_{GG}	Gate Voltage	$V_{DD}<14V$, $P_{in}=0mW$	6	V
P_{in}	Input Power	$f=866-928MHz$, $V_{GG}<5V$ $Z_G=Z_L=50\Omega$	4	mW
P_{out}	Output Power		7	W
$T_{case(OP)}$	Operation Case Temperature Range	ditto	-30 to +110	$^{\circ}C$
T_{stg}	Storage Temperature Range		-40 to +110	$^{\circ}C$

The above parameters are independently guaranteed.








ELECTRICAL CHARACTERISTICS ($T_{case}=+25^{\circ}C$, $Z_G=Z_L=50\Omega$, unless otherwise specified)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
f	Frequency Range		866		928	MHz
P_{out}	Output Power	$V_{DD}=14V$, $V_{GG}=5V$, $P_{in}=1mW$	5			W
I_T	Total Current				1.4	A
$2f_0$	2^{nd} Harmonic	$V_{DD}=14V$, $P_{out}=3W$ (V_{GG} control)			-25	dBc
ρ_{in}	Input VSWR	$P_{in}=1mW$			3:1	—
I_{GG}	Gate Current			1		mA
—	Stability	$V_{DD}=10.0-15.2V$, $P_{in}=0.5-2mW$, $P_{out}<5W$ (V_{GG} control), Load VSWR=3:1			No parasitic oscillation	—
—	Load VSWR Tolerance	$V_{DD}=15.2V$, $P_{in}=1mW$, $P_{out}=5W$ (V_{GG} control), Load VSWR=20:1			No degradation or destroy	—

All parameters, conditions, ratings, and limits are subject to change without notice.







TYPICAL PERFORMANCE ($T_{case}=+25^\circ\text{C}$, $Z_G=Z_L=50\Omega$, unless otherwise specified)






TYPICAL PERFORMANCE ($T_{case}=+25^\circ\text{C}$, $Z_G=Z_L=50\Omega$, unless otherwise specified)






OUTLINE DRAWING (mm)



- ① RF Input (P_{in})
- ② Gate Voltage (V_{GG})
- ③ Drain Voltage (V_{DD})
- ④ RF Output (P_{out})
- ⑤ RF Ground (Case)


TEST BLOCK DIAGRAM



C1, C2: 4700pF, 22uF in parallel

- ① RF Input (P_{in})
- ② Gate Voltage (V_{GG})
- ③ Drain Voltage (V_{DD})
- ④ RF Output (P_{out})
- ⑤ RF Ground (Case)

EQUIVALENT CIRCUIT



**PRECAUTIONS, RECOMMENDATIONS, and APPLICATION INFORMATION:****Construction:**

This module consists of an alumina substrate soldered onto a copper flange. For mechanical protection, a plastic cap is attached with silicone. The MOSFET transistor chips are die bonded onto metal, wire bonded to the substrate, and coated with resin. Lines on the substrate (eventually inductors), chip capacitors, and resistors form the bias and matching circuits. Wire leads soldered onto the alumina substrate provide the DC and RF connection. Following conditions must be avoided:

- a) Bending forces on the alumina substrate (for example, by driving screws or from fast thermal changes)
- b) Mechanical stress on the wire leads (for example, by first soldering then driving screws or by thermal expansion)
- c) Defluxing solvents reacting with the resin coating on the MOSFET chips (for example, Trichloroethylene)
- d) Frequent on/off switching that causes thermal expansion of the resin
- e) ESD, surge, overvoltage in combination with load VSWR, and oscillation

ESD:

This MOSFET module is sensitive to ESD voltages down to 1000V. Appropriate ESD precautions are required.

Mounting:

Heat sink flatness must be less than 50 μm (a heat sink that is not flat or particles between module and heat sink may cause the ceramic substrate in the module to crack by bending forces, either immediately when driving screws or later when thermal expansion forces are added).

A thermal compound between module and heat sink is recommended for low thermal contact resistance and to reduce the bending stress on the ceramic substrate caused by the temperature difference to the heat sink.

The module must first be screwed to the heat sink, then the leads can be soldered to the printed circuit board. M3 screws are recommended with a tightening torque of 0.4 to 0.6 Nm.

Soldering and Defluxing:

This module is designed for manual soldering.

The leads must be soldered after the module is screwed onto the heat sink.

The temperature of the lead (terminal) soldering should be lower than 350°C and shorter than 3 second.

Ethyl Alcohol is recommend for removing flux. Trichloroethylene solvents must not be used (they may cause bubbles in the coating of the transistor chips which can lift off the bond wires).

Thermal Design of the Heat Sink:

At $P_{\text{out}}=3\text{W}$, $V_{\text{DD}}=14\text{V}$ and $P_{\text{in}}=1\text{mW}$ each stage transistor operating conditions are:

Stage	P_{in} (W)	P_{out} (W)	$R_{\text{th(ch-case)}}$ (°C/W)	$I_{\text{DD}} @ I_{\text{f}}=1.4\text{A}$ (A)	V_{DD} (V)
1 st	0.001	0.03	29.0	0.02	14
2 nd	0.030	0.70	4.5	0.30	
3 rd	0.700	3.00	3.0	1.07	

The channel temperatures of each stage transistor $T_{\text{ch}} = T_{\text{case}} + (V_{\text{DD}} \times I_{\text{DD}} - P_{\text{out}} + P_{\text{in}}) \times R_{\text{th(ch-case)}}$ are:

$$T_{\text{ch1}} = T_{\text{case}} + (14\text{V} \times 0.02\text{A} - 0.03\text{W} + 0.001\text{W}) \times 29.0\text{°C/W} = T_{\text{case}} + 7.3\text{°C}$$

$$T_{\text{ch2}} = T_{\text{case}} + (14\text{V} \times 0.3\text{A} - 0.7\text{W} + 0.03\text{W}) \times 4.5\text{°C/W} = T_{\text{case}} + 15.9\text{ °C}$$

$$T_{\text{ch3}} = T_{\text{case}} + (14\text{V} \times 1.07\text{A} - 3.0\text{W} + 0.7\text{W}) \times 3.0\text{°C/W} = T_{\text{case}} + 38.0\text{ °C}$$

For long-term reliability, it is best to keep the module case temperature (T_{case}) below 90°C. For an ambient temperature $T_{\text{air}}=60\text{°C}$ and $P_{\text{out}}=3\text{W}$, the required thermal resistance $R_{\text{th(case-air)}} = (T_{\text{case}} - T_{\text{air}}) / ((P_{\text{out}} / \eta_{\text{T}}) - P_{\text{out}} + P_{\text{in}})$ of the heat sink, including the contact resistance, is:

$$R_{\text{th(case-air)}} = (90\text{°C} - 60\text{°C}) / (3\text{W}/15\% - 3\text{W} + 0.001\text{W}) = 1.76\text{ °C/W}$$

When mounting the module with the thermal resistance of 1.76 °C/W, the channel temperature of each stage transistor is:

$$T_{\text{ch1}} = T_{\text{air}} + 37.3\text{ °C}$$

$$T_{\text{ch2}} = T_{\text{air}} + 45.9\text{ °C}$$

$$T_{\text{ch3}} = T_{\text{air}} + 68.0\text{ °C}$$

The 175°C maximum rating for the channel temperature ensures application under derated conditions.



Output Power Control:

Depending on linearity, the following two methods are recommended to control the output power:

a) FM modulation:

By the gate voltage (V_{GG}).

b) Linear modulation:

By RF input power P_{in} .

The gate voltage is used to set the drain's quiescent current for the required linearity.

Oscillation:

To test RF characteristics, this module is put on a fixture with two bias decoupling capacitors each on gate and drain, a 4.700 pF chip capacitor, located close to the module, and a 22 μ F (or more) electrolytic capacitor.

When an amplifier circuit around this module shows oscillation, the following may be checked:

a) Do the bias decoupling capacitors have a low inductance pass to the case of the module?

b) Is the load impedance $Z_L=50\Omega$?

c) Is the source impedance $Z_G=50\Omega$?

Frequent on/off switching:

In base stations, frequent on/off switching can cause thermal expansion of the resin that coats the transistor chips and can result in reduced or no output power. The bond wires in the resin will break after long-term thermally induced mechanical stress.

Quality:

Mitsubishi Electric is not liable for failures resulting from base station operation time or operating conditions exceeding those of mobile radios.

This module technology results from more than 20 years of experience, field proven in tens of millions of mobile radios. Currently, most returned modules show failures such as ESD, substrate crack, and transistor burnout, which are caused by improper handling or exceeding recommended operating conditions. Few degradation failures are found.

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material, or (iii) prevention against any malfunction or mishap.