
Driver IC

Document Number: MPC17511A

Rev. 5.0, 9/2008





EV SUFFIX (PB-FREE) 98ASA10614D 16-PIN VMFP

EP SUFFIX (PB-FREE) 98ARL10577D 24-PIN QFN

ORDERING INFORMATION						
Device	Temperature Range (T _A)	Package				
MPC17511AEV		16 VMFP				
MPC17511AEV/EL	-20°C to 65°C	10 VIVII F				
MPC17511AEP	-20 C to 03 C	24 QFN				
MPC17511AEP/R2		2 4 QIN				

2.0V to as high as 6.8V. Its low R_{DS(ON)} H-Bridge output MOSFETs $(0.46 \Omega \text{ typical})$ can provide continuos motor drive currents of 1.0A and handle peak currents up to 3.0A. It is easily interfaced to low-cost MCUs via parallel 3.0V- or 5.0V- compatible logic. The device can be pulse width modulated (PWM-ed) at up to 200 kHz.

The 17511A is a monolithic H-Bridge designed to be used in portable electronic applications to control small DC motors or bipolar step motors. End applications include head positioners (CDROM or

disk drive), camera focus motors, and camera shutter solenoids. The 17511A can operate efficiently with supply voltages as low as

This device contains an integrated charge pump and level shifter (for gate drive voltages), integrated shoot-through current protection (cross-conduction suppression logic and timing), and undervoltage detection and shutdown circuitry.

The 17511A has four operating modes: Forward, Reverse, Brake. and Tri-Stated (High Impedance).

Features

ARCHIVE INFORMATION

- · 2.0V to 6.8V Continuous Operation
- Output Current 1.0 A(DC), 3.0A (Peak)
- MOSFETs < 600 m Ω R_{DS(ON)} @ 25°C Guaranteed
- 3.0V/5.0V TTL-/CMOS-Compatible Inputs
- PWM Frequencies up to 200 kHz
- · Undervoltage Shutdown
- · Cross-Conduction Suppression
- Low Power Consumption
- Pb-Free Packaging Designated by Suffix Codes EV and EP




Figure 1. 17511A Simplified Application Diagram

Freescale Semiconductor, Inc. reserves the right to change the detail specifications, as may be required, to permit improvements in the design of its products.

© Freescale Semiconductor, Inc., 2008. All rights reserved.



INTERNAL BLOCK DIAGRAM




Figure 2. 17511A Simplified Internal Block Diagram

PIN CONNECTIONS




Figure 3. VMFP Pin Connections

Table 1. VMFP Pin Function Description

-6-1-4 1/1		Figure	3. VMFP Pin Connections	
abie 1. Vi	MFP Pin Fu	nction Description		
Pin Number	Pin Name	Formal Name	Definition	
1	C2L	Charge Pump 2L	Charge pump bucket capacitor 2 (negative pole).	
2	C1H	Charge Pump 1H	Charge pump bucket capacitor 1 (positive pole).	
3	C1L	Charge Pump 1L	Charge pump bucket capacitor 1 (negative pole).	
4	VM	Motor Drive Power Supply	Driver power supply voltage input pin.	
5	VDD	Logic Supply	Control circuit power supply pin.	
6	IN1	Input Control 1	Control signal input 1	
7	IN2	Input Control 2	Control signal input 2.	
8	EN	Enable Control	Enable control signal input pin.	
9	LGND	Logic Ground	Logic ground pin.	
10	GIN	Gate Driver Input	LOW = True control signal for GOUT pin.	
11	OUT1	H-Bridge Output 1	Driver output 1 (right half of H-Bridge).	
12	PGND	Power Ground	Driver ground pin.	
13	OUT2	H-Bridge Output 2	Driver output 2 (left half of H-Bridge).	
14	GOUT	Gate Driver Output	Output gate driver signal to external MOSFET switch.	
15	CRES	Charge Pump Output Capacitor Connection	Charge pump reservoir capacitor pin.	
16	C2H	Charge Pump 2H	Charge pump bucket capacitor 2 (positive pole).	




Figure 4. QFN Pin Connections

Table 2. QFN Pin Function Description

⁻ able 2. QF	FN Pin Func	NC 6 Figure	7 8 9 10 11 12		
Pin Number	Pin Name	Formal Name	Definition		
1, 2, 3, 4	VM	Motor Drive Power Supply	Driver power supply voltage input pin.		
5, 6, 13, 18	NC	No Connect	This pin is not used.		
7	VDD	Logic Supply	Control circuit power supply pin.		
8	IN1	Logic Input Control 1	Control signal input 1.		
9	IN2	Logic Input Control 2	Control signal input 2.		
10	EN	Enable Control	Enable control signal input pin.		
11	LGND	Logic Ground	Logic ground pin.		
12	GIN	Gate Driver Input	Gate Driver Input LOW = True control signal for GOUT pin.		
14	OUT1	Output 1	Driver output 1 (right half of H-Bridge).		
15, 16	PGND	Power Ground	Driver ground pin.		
17	OUT2	Output 2	Driver output 2 (left half of H-Bridge).		
19	GOUT	Gate Driver Output	Output gate driver signal to external MOSFET switch.		
20	CRES	Pre-Driver Power Supply	Pre-driver circuit power supply pin.		
21	C2H	Charge Pump 2H	Charge pump bucket capacitor 2 (positive pole).		
22	C2L	Charge Pump 2L	Charge pump bucket capacitor 2 (negative pole).		
23	C1H	Charge Pump 1H	Charge pump bucket capacitor 1 (positive pole).		
24	C1L	Charge Pump 1L	Charge pump bucket capacitor 1 (negative pole).		

ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS

Table 3. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding the ratings may cause a malfunction or permanent damage to the device.

Rating	Symbol	Value	Unit
Motor Supply Voltage	V _M	-0.5 to 8.0	V
Charge Pump Output Voltage	V _{CRES}	-0.5 to 14.0	V
Logic Supply Voltage	V _{DD}	-0.5 to 7.0	V
Signal Input Voltage (EN, IN1, IN2, GIN)	V _{IN}	-0.5 to V _{DD} +0.5	V
Driver Output Current Continuous Peak (1)	I _O	1.0 3.0	А
ESD Voltage ⁽²⁾ Human Body Model Machine Model	V _{ESD1} V _{ESD2}	±1800 ±100	V
Storage Temperature Range	T _{STG}	-65 to 150	°C
Operating Ambient Temperature	T _A	-20 to 65	°C
Operating Junction Temperature	TJ	-20 to 150	°C
Thermal Resistance ⁽³⁾ 24 Pin QFN 16 Pin VMFP	$R_{ heta JA}$	50 150	°C/W
Power Dissipation ⁽⁴⁾ 24 Pin QFN 16 Pin VMFP	P _D	2500 830	mW
Soldering Temperature ⁽⁵⁾	T _{SOLDER}	260	°C
Peak Package Reflow Temperature During Reflow ⁽⁶⁾ , ⁽⁷⁾	T _{PPRT}	Note 7	°C

Notes

- 1. $T_A = 25$ °C, 10 ms pulse width at 200 ms intervals.
- 2. ESD1 testing is performed in accordance with the Human Body Model (C_{ZAP} = 100 pF, R_{ZAP} = 1500 Ω), ESD2 testing is performed in accordance with the Machine Model (C_{ZAP} = 200 pF, R_{ZAP} = 0 Ω).
- QFN24: 45 x 30 x 1 [mm] glass EPOXY board mount. (See: recommended heat pattern) VMFP16: 37 x 50 x 1.6 [mm] glass EPOXY board mount. When the exposed pad is bonded, Rsj will not be performed.
- Maximum at T_A = 25°C. When the exposed pad is bonded, Rsj will not be performed.
- Soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- 6. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL),
 - Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.

STATIC ELECTRICAL CHARACTERISTICS

Table 4. Static Electrical Characteristics

Characteristics noted under conditions T_A = 25°C, $V_M = V_{DD} = 5.0V$, GND = 0V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER	1	•	l		
Driver Circuit Power Supply Voltage	V_{M}	2.0	5.0	6.8	V
Logic Supply Voltage	V_{DD}	2.7	5.0	5.7	٧
Capacitor for Charge Pump	C1, C2, C3	0.01	0.1	1.0	μF
Standby Power Supply Current Motor Supply Standby Current Logic Supply Standby Current (8)	I _{VMSTBY}	- -	- -	1.0 1.0	μA mA
Operating Power Supply Current Logic Supply Current ⁽⁹⁾ Charge Pump Circuit Supply Current	I _{V_{DD}} I _{C_{RES}}	- -	- -	3.0 0.7	mA mA
Low V _{DD} Detection Voltage ⁽¹⁰⁾	V _{DD} DET	1.5	2.0	2.5	V
Driver Output ON Resistance (11)	R _{DS(ON)}	_	0.46	0.60	Ω
GATE DRIVE	<u> </u>		•		
Gate Drive Voltage ⁽¹²⁾ No Current Load	$V_{C_{RES}}$	12	13	13.5	V
Gate Drive Ability (Internally Supplied) ICRES = -1.0 mA	V _{C_{RESLOAD}}	10	11.2	-	V
Gate Drive Output $I_{OUT} = -50 \ \mu A$ $I_{IN} = 50 \ \mu A$	V _{GOUTHIGH} V _{GOUTLOW}	V _{C_{RES}-0.5} LGND	V _{C_{RES}-0.1} LGND+0.1	V _{C_{RES} LGND+0.5}	V
CONTROL LOGIC	•				
Logic Input Voltage	V _{IN}	0	_	V_{DD}	V
Logic Input Function (2.7V < V _{DD} < 5.7V) High-Level Input Voltage Low-Level Input Voltage	V _{IH}	V _{DD} x0.7	-	-	V
High-Level Input Current Low-Level Input Current	V _{IL} I _{IH}	_	_	V _{DD} x 0.3 1.0	V μA
	I _{IL}	-1.0	-	_	μΑ

Notes

- IV_{DDSTBY} includes current to the predriver circuit. 8.
- IV_{DD} includes current to the predriver circuit. 9.
- $Detection \ voltage \ is \ defined \ as \ when \ the \ output \ becomes \ high-impedance \ after \ V_{DD} \ drops \ below \ the \ detection \ threshold. \ When \ the$ gate voltage $^{V}C_{RES}$ is applied from an external source, $^{V}C_{RES}$ = 7.5V.

R_{PU}

50

100

 $I_O = 1.0A$ source + sink. 11.

Pull-Up Resistance (EN, GIN)

Input logic signal not present.

17511A

 $k\Omega$

200

DYNAMIC ELECTRICAL CHARACTERISTICS

Table 5. Dynamic Electrical Characteristics

Characteristics noted under conditions T_A = 25°C, V_M = V_{DD} = 5.0V, GND = 0V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions unless otherwise noted.


Characteristic	Symbol	Min	Тур	Max	Unit
INPUT (EN, IN1, IN2, GIN)					
Pulse Input Frequency	f _{IN}	_	_	200	kHz
Input Pulse Rise Time (13)	t _R	_	_	1.0 (14)	μS
Input Pulse Fall Time (15)	t _F	-	-	1.0 ⁽¹⁴⁾	μS
OUTPUT					

Propagation Delay Time					μS
Turn-ON Time	t _{PLH}	_	0.55	1.0	
Turn-OFF Time	t _{PHL}	_	0.55	1.0	
GOUT Propagation Delay Time					μS
Turn-ON Time	t _{son}	_	0.15	0.5	
Turn-OFF Time	t _{SOFF}	_	0.15	0.5	
Charge Pump Circuit (16)	t _{VCRESON}				ms
Rise Time (17)		_	0.1	3.0	
Low-Voltage Detection Time	t VDDDET	-	-	10	ms

Notes

- 13. Time is defined between 10% and 90%.
- 14. That is, the input waveform slope must be steeper than this.
- 15. Time is defined between 90% and 10%.
- 16. When C1 = C2 = C3 = 0.1 μ F.
- 17. Time to charge C_{RES} to 11V after application of V_{DD} .

TIMING DIAGRAMS






Figure 5. t_{PLH}, t_{PHL}, and t_{PZH} Timing

Figure 6. Low-Voltage Detection

Table 6. Truth Table

	INPUT				OUTPUT	
EN	IN1	IN2	GIN	OUT1	OUT2	GOUT
Н	Н	Н	X	L	L	Х
Н	Н	L	Х	Н	L	Х
Н	L	Н	X	L	Н	Х
Н	L	L	X	Z	Z	Х
L	Х	Х	Х	L	L	L
Н	X	X	Н	Х	Х	L
Н	Х	X	L	X	X	Н

H = High.

L = Low.

Z = High impedance.

X = Don't care.

FUNCTIONAL DESCRIPTION

INTRODUCTION

The 17511A is a monolithic H-Bridge power IC applicable to small DC motors used in portable electronics. The 17511A can operate efficiently with supply voltages as low as 2.0V to as high as 6.8V, and it can provide continuos motor drive currents of 1.0A while handling peak currents up to 3.0A. It is easily interfaced to low-cost MCUs via parallel 3.0 V- or 5.0V-compatible logic. The device can be pulse width modulated (PWM-ed) at up to 200 kHz. The 17511A has four operating modes: Forward, Reverse, Brake, and Tri-State (High Impedance).

Basic protection and operational features (direction, dynamic braking, PWM control of speed and torque, main power supply undervoltage detection and shutdown, logic power supply undervoltage detection and shutdown), in addition to the 1.0A rms output current capability, make the 17511A a very attractive, cost-effective solution for controlling a broad range of small DC motors. In addition, a pair of 17511A devices can be used to control bipolar step motors. The 17511A can also be used to excite transformer

primary windings with a switched square wave to produce secondary winding AC currents.

As shown in Figure 2, 17511A Simplified Internal Block Diagram, page 2, the 17511A is a monolithic H-Bridge with built-in charge pump circuitry. For a DC motor to run, the input conditions need to be set as follows: ENable input logic HIGH, one INput logic LOW, and the other INput logic HIGH (to define output polarity). The 17511A can execute dynamic braking by setting both IN1 and IN2 logic HIGH, causing both low-side MOSFETs in the output H-Bridge to turn ON. Dynamic braking can also implemented by taking the ENable logic LOW. The output of the H-Bridge can be set to an opencircuit high-impedance (Z) condition by taking both IN1 and IN2 logic LOW. (refer to Table 6, Truth Table, page 8).

The 17511A outputs are capable of providing a continuous DC load current of up to 1.2A. An internal charge pump supports PWM frequencies to 200 kHz. The EN pin also controls the charge pump, turning it off when EN = LOW, thus allowing the 17511A to be placed in a power-conserving sleep mode.

FUNCTIONAL PIN DESCRIPTION

OUT1 AND OUT2

INFORMATIO

The OUT1 and OUT2 pins provide the connection to the internal power MOSFET H-Bridge of the IC. A typical load connected between these pins would be a small DC motor. These outputs will connect to either VM or PGND, depending on the states of the control inputs (refer to Table 6, Truth Table, page 8).

PGND AND LGND

The power and logic ground pins (PGND and LGND) should be connected together with a very low-impedance connection.

CRES

The CRES pin provides the connection for the external reservoir capacitor (output of the charge pump). Alternatively this pin can also be used as an input to supply gate-drive voltage from an external source via a series current-limiting resistor. The voltage at the CRES pin will be approximately three times the VDD voltage, as the internal charge pump utilizes a voltage tripler circuit. The VCRES voltage is used by the IC to supply gate drive for the internal power MOSFET H-Bridge.

VM

The VM pins carry the main supply voltage and current into the power sections of the IC. This supply then becomes controlled and/or modulated by the IC as it delivers the power to the load attached between OUT1 and OUT2. All VM pins must be connected together on the printed circuit board with as short as possible traces offering as low impedance as possible between pins.

VM has an undervoltage threshold. If the supply voltage drops below the undervoltage threshold, the output power stage switches to a tri-state condition. When the supply voltage returns to a level that is above the threshold, the power stage automatically resumes normal operation according to the established condition of the input pins.

IN1, IN2, AND EN

The IN1, IN2, and EN pins are input control pins used to control the outputs. These pins are 5.0 V CMOS-compatible inputs with hysteresis. The IN1, IN2, and EN work together to control OUT1 and OUT2 (refer to Table 6. Truth Table).

GIN

The GIN input controls the GOUT pin. When GIN is set logic LOW, GOUT supplies a level-shifted high-side gate drive signal to an external MOSFET. When GIN is set logic HIGH, GOUT is set to GND potential.

C1L AND C1H, C2L AND C2H

These two pairs of pins, the C1L and C1H and the C2L and C2H, connect to the external bucket capacitors required by the internal charge pump. The typical value for the bucket capacitors is 0.1 μ F.

17511A

GOUT

The GOUT output pin provides a level-shifted, high-side gate drive signal to an external MOSFET with $C_{\mbox{\scriptsize ISS}}$ up to 500pF.

VDD

The VDD pin carries the 5.0V supply voltage and current into the logic sections of the IC. VDD has an undervoltage

threshold. If the supply voltage drops below the undervoltage threshold, the output power stage switches to a tri-state condition. When the supply voltage returns to a level that is above the threshold, the power stage automatically resumes normal operation according to the established condition of the input pins.

TYPICAL APPLICATIONS

Figure 7 shows a typical application for the 17511A. When applying the gate voltage to the CRES pin from an external

source, be sure to connect it via a resistor equal to, or greater than, R_G = $^V\!C_{RES}/0.02\Omega.$




Figure 7. 17511A Typical Application Diagram

CEMF SNUBBING TECHNIQUES

Care must be taken to protect the IC from potentially damaging CEMF spikes induced when commutating currents in inductive loads. Typical practice is to provide snubbing of voltage transients via placing a capacitor or zener at the supply pin (VM) (see Figure 8).





Figure 8. CEMF Snubbing Techniques


PACKAGING

SOLDERING

THERMAL PERFORMANCE

Below are the recommended heat patterns for the QFN24 Exposed Pad thermal package.






Obverse

Reverse

Figure 9. Recomended Heat Patterns for QFN24 EP

PACKAGE DIMENSIONS


For the most current package revision, visit <u>www.freescale.com</u> and perform a keyword search using the "98A" listed below.



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	TO SCALE
TITLE: 16LD VMFP, 5.30 X 5	5.45 PKG	DOCUMENT NO	: 98ASA10614D	REV: B
0.65 PITCH		CASE NUMBER	1563-02	07 NOV 2007
CASE OUTLINE	-	STANDARD: NO	IN-JEDEC	

EV (PB-FREE) SUFFIX 16-PIN VMFP PLASTIC PACKAGE 98ASA10614D ISSUE B


PACKAGE DIMENSIONS (CONTINUED)



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED	QUAD	DOCUMENT NO): 98ARL10577D	REV: B
FLAT NON-LEADED PACKA	GE (QFN)	CASE NUMBER	: 1508–02	28 DEC 2005
24 TERMINAL, 0.5 PITCH (4	- X 4 X 1)	STANDARD: NO	N-JEDEC	

EP (PB-FREE) SUFFIX 24-PIN QFN NON-LEADED PACKAGE 98ARL10577D ISSUE B

PACKAGE DIMENSIONS (CONTINUED)



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED	QUAD	DOCUMENT NO): 98ARL10577D	REV: B
FLAT NON-LEADED PACKAC	GE (QFN)	CASE NUMBER	R: 1508–02	28 DEC 2005
24 TERMINAL, 0.5 PITCH (4	X 4 X 1)	STANDARD: NO	N-JEDEC	

REVISION HISTORY

REVISION	DATE	DESCRIPTION OF CHANGES
2.0	4/2007	 Implemented Revision History page Converted to Freescale format Added Peak Package Reflow Temperature During Reflow (solder reflow) parameter and Note with instructions from www.freescale.com to Maximum Ratings Table 3
3.0	11/2007	 Replaced 16 pin package drawing with 98ASA10614D, REV. B and replaced 24 pin package drawing with 98ARL10577D, REV. B.
4.0	2/2008	Revised Siplified Application Diagram on page 1; Corrected typo - VM voltage from 15V to 5V.
5.0	8/2008	Further Defined Thermal Resistance and Power Disapation in Table 2, Page 5 for both packages.

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2008. All rights reserved.

