

EP2500ETPDL-81.360M TR



ITEM DESCRIPTION

Quartz Crystal Clock Oscillators XO (SPXO) HCMOS/TTL (CMOS) 5.0Vdc 4 Pad 5.0mm x 7.0mm Ceramic Surface Mount (SMD) 81.360MHz ± 100 ppm -40°C to $+85^{\circ}\text{C}$

ELECTRICAL SPECIFICATIONS


Nominal Frequency	81.360MHz
Frequency Tolerance/Stability	± 100 ppm Maximum (Inclusive of all conditions: Calibration Tolerance at 25°C , Frequency Stability over the Operating Temperature Range, Supply Voltage Change, Output Load Change, First Year Aging at 25°C , Shock, and Vibration)
Aging at 25°C	± 5 ppm/year Maximum
Operating Temperature Range	-40°C to $+85^{\circ}\text{C}$
Supply Voltage	5.0Vdc $\pm 10\%$
Input Current	45mA Maximum (Unloaded)
Output Voltage Logic High (Voh)	2.4Vdc Minimum (IOH = -16mA)
Output Voltage Logic Low (Vol)	0.4Vdc Maximum (IOL = +16mA)
Rise/Fall Time	4nSec Maximum (Measured at 0.8Vdc to 2.0Vdc)
Duty Cycle	50 $\pm 10\%$ (Measured at 1.4Vdc with TTL Load or 50% of waveform with HCMOS Load)
Load Drive Capability	5TTL Load Maximum
Output Logic Type	TTL
Pin 1 Connection	Power Down (Disabled Output: Logic Low)
Pin 1 Input Voltage (Vih and Vil)	+2.0Vdc Minimum to enable output, +0.8Vdc Maximum to disable output, No Connect to enable output.
Standby Current	50 μ A Maximum (Pin 1 = Ground)
Absolute Clock Jitter	± 100 pSec Maximum, ± 50 pSec Typical
One Sigma Clock Period Jitter	± 30 pSec Maximum
Start Up Time	10mSec Maximum
Storage Temperature Range	-55°C to $+125^{\circ}\text{C}$

ENVIRONMENTAL & MECHANICAL SPECIFICATIONS

ESD Susceptibility	MIL-STD-883, Method 3015, Class 1, HBM: 1500V
Fine Leak Test	MIL-STD-883, Method 1014, Condition A
Flammability	UL94-V0
Gross Leak Test	MIL-STD-883, Method 1014, Condition C
Mechanical Shock	MIL-STD-883, Method 2002, Condition B
Moisture Resistance	MIL-STD-883, Method 1004
Moisture Sensitivity	J-STD-020, MSL 1
Resistance to Soldering Heat	MIL-STD-202, Method 210, Condition K
Resistance to Solvents	MIL-STD-202, Method 215
Solderability	MIL-STD-883, Method 2003
Temperature Cycling	MIL-STD-883, Method 1010, Condition B
Vibration	MIL-STD-883, Method 2007, Condition A

EP2500ETPDL-81.360M TR

MECHANICAL DIMENSIONS (all dimensions in millimeters)




PIN	CONNECTION
1	Power Down (Logic Low)
2	Ground/Case Ground
3	Output
4	Supply Voltage

LINE	MARKING
1	ECLIPTEK
2	81.360M
3	XXXXXX XXXXXX=Ecliptek Manufacturing Identifier

Suggested Solder Pad Layout


All Dimensions in Millimeters



All Tolerances are ±0.1


EP2500ETPDL-81.360M TR

OUTPUT WAVEFORM & TIMING DIAGRAM



EP2500ETPDL-81.360M TR

Test Circuit for CMOS Output



Note 1: An external $0.01\mu\text{F}$ ceramic bypass capacitor in parallel with a $0.1\mu\text{F}$ high frequency ceramic bypass capacitor close (less than 2mm) to the package ground and supply voltage pin is required.

Note 2: A low input capacitance ($<12\text{pF}$), 10X Attenuation Factor, High Impedance ($>10\text{Mohms}$), and High bandwidth ($>300\text{MHz}$) passive probe is recommended.


Note 3: Capacitance value C_L includes sum of all probe and fixture capacitance. See applicable specification sheet for 'Load Drive Capability'.

EP2500ETPDL-81.360M TR

Test Circuit for TTL Output

Output Load Drive Capability	R _L Value (Ohms)	C _L Value (pF)
10TTL	390	15
5TTL	780	15

Table 1: R_L Resistance Value and C_L Capacitance Value Vs. Output Load Drive Capability



- Note 1: An external 0.01µF ceramic bypass capacitor in parallel with a 0.1µF high frequency ceramic bypass capacitor close (less than 2mm) to the package ground and supply voltage pin is required.
- Note 2: A low capacitance (<12pF), 10X attenuation factor, high impedance (>10Mohms), and high bandwidth (>300MHz) passive probe is recommended.
- Note 3: Capacitance value C_L includes sum of all probe and fixture capacitance.
- Note 4: Resistance value R_L is shown in Table 1. See applicable specification sheet for 'Load Drive Capability'.
- Note 5: All diodes are MMBD7000, MMBD914, or equivalent.



EP2500ETPDL-81.360M TR

Tape & Reel Dimensions

Quantity Per Reel: 1,000 units


All Dimensions in Millimeters

Compliant to EIA-481



EP2500ETPDL-81.360M TR

Recommended Solder Reflow Methods




High Temperature Infrared/Convection

Ts MAX to Tl (Ramp-up Rate)	3°C/Second Maximum
Preheat	
- Temperature Minimum (Ts MIN)	150°C
- Temperature Typical (Ts TYP)	175°C
- Temperature Maximum (Ts MAX)	200°C
- Time (ts MIN)	60 - 180 Seconds
Ramp-up Rate (Tl to Tp)	3°C/Second Maximum
Time Maintained Above:	
- Temperature (Tl)	217°C
- Time (tL)	60 - 150 Seconds
Peak Temperature (Tp)	260°C Maximum for 10 Seconds Maximum
Target Peak Temperature (Tp Target)	250°C +0/-5°C
Time within 5°C of actual peak (tp)	20 - 40 Seconds
Ramp-down Rate	6°C/Second Maximum
Time 25°C to Peak Temperature (t)	8 Minutes Maximum
Moisture Sensitivity Level	Level 1
Additional Notes	Temperatures shown are applied to body of device.

EP2500ETPDL-81.360M TR

Recommended Solder Reflow Methods



Low Temperature Infrared/Convection 240°C

T_S MAX to T_L (Ramp-up Rate) 5°C/Second Maximum

Preheat

- Temperature Minimum (T_S MIN) N/A
- Temperature Typical (T_S TYP) 150°C
- Temperature Maximum (T_S MAX) N/A
- Time (t_s MIN) 60 - 120 Seconds

Ramp-up Rate (T_L to T_P) 5°C/Second Maximum

Time Maintained Above:

- Temperature (T_L) 150°C
- Time (t_L) 200 Seconds Maximum

Peak Temperature (T_P) 240°C Maximum

Target Peak Temperature (T_P Target) 240°C Maximum 2 Times / 230°C Maximum 1 Time

Time within 5°C of actual peak (t_p) 10 Seconds Maximum 2 Times / 80 Seconds Maximum 1 Time

Ramp-down Rate 5°C/Second Maximum

Time 25°C to Peak Temperature (t) N/A

Moisture Sensitivity Level Level 1

Additional Notes Temperatures shown are applied to body of device.

Low Temperature Manual Soldering

185°C Maximum for 10 Seconds Maximum, 2 times Maximum. (Temperatures shown are applied to body of device.)

High Temperature Manual Soldering

260°C Maximum for 5 Seconds Maximum, 2 times Maximum. (Temperatures shown are applied to body of device.)