

# ISO113

## Low-Cost, High-Voltage, Internally Powered OUTPUT ISOLATION AMPLIFIER

### FEATURES

- SELF-CONTAINED ISOLATED SIGNAL AND OUTPUT POWER
- SMALL PACKAGE SIZE: Double-Wide (0.6") Sidebrazed DIP
- CONTINUOUS AC BARRIER RATING: 1500Vrms
- WIDE BANDWIDTH: 20kHz Small Signal, 20kHz Full Power
- BUILT-IN ISOLATED OUTPUT POWER:  $\pm 10V$  to  $\pm 18V$  Input,  $\pm 50mA$  Output
- MULTICHANNEL SYNCHRONIZATION CAPABILITY
- BOARD AREA ONLY 0.72in.<sup>2</sup> (4.6cm<sup>2</sup>)

### APPLICATIONS

- 4mA TO 20mA V/I CONVERTERS
- MOTOR AND VALVE CONTROLLERS
- ISOLATED RECORDER OUTPUTS
- MEDICAL INSTRUMENTATION OUTPUTS
- GAS ANALYZERS


### DESCRIPTION

The ISO113 output isolation amplifier provides both signal and output power across an isolation barrier in a small double-wide DIP package. The ceramic non-hermetic hybrid package with side-brazed pins contains a transformer-coupled DC/DC converter and a capacitor-coupled signal channel.

Extra power is available on the isolated output side for driving external loads. The converter is protected from shorts to ground with an internal current limit, and the soft-start feature limits the initial currents from the power source. Multiple-channel synchronization can be accomplished by applying a TTL clock signal to paralleled Sync pins. The Enable control is used to turn off transformer drive while keeping the signal channel modulator active. This feature provides a convenient way to reduce quiescent current for low power applications.

The wide barrier pin spacing and internal insulation allow for the generous 1500Vrms continuous rating. Reliability is assured by 100% barrier breakdown testing that conforms to UL1244 test methods. Low barrier capacitance minimizes AC leakage currents.

These specifications and built-in features make the ISO113 easy to use, and provides for compact PC board layout.



# SPECIFICATIONS

## ELECTRICAL


At  $T_A = +25^\circ\text{C}$  and  $V_{CC1} = \pm 15\text{V}$ ,  $\pm 15\text{mA}$  output, current unless otherwise noted.

PARAMETER	CONDITIONS	ISO113			ISO113B			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>ISOLATION</b> Rated Continuous Voltage AC, 60Hz DC Test Breakdown, 100% AC, 60Hz Isolation-Mode Rejection  Barrier Impedance Leakage Current	$T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$ 10s 1500Vrms, 60Hz 2121VDC  240Vrms, 60Hz	1500 2121 5657	130 160 $10^{12} \parallel 9$ 1	2	* * *  * * *	* * * *	*    *	Vrms VDC Vpk dB dB $\Omega \parallel \text{pF}$ $\mu\text{A}$
<b>GAIN</b> Nominal Initial Error Gain vs Temperature Nonlinearity	$V_O = -10\text{V}$ to $10\text{V}$ $V_O = -5\text{V}$ to $5\text{V}$		1 $\pm 0.3$ $\pm 60$ $\pm 0.05$ $\pm 0.02$	$\pm 0.5$ $\pm 100$ $\pm 0.1$ $\pm 0.04$		* * $\pm 20$ $\pm 0.03$ $\pm 0.012$	* * $\pm 50$ $\pm 0.05$ $\pm 0.02$	V/V %FSR ppm/ $^\circ\text{C}$ %FSR %FSR
<b>INPUT OFFSET VOLTAGE</b> Initial Offset vs Temperature vs Power Supplies vs Output Supply Load	$V_{CC2} = \pm 10$ to $\pm 18\text{V}$ $I_O = 0$ to $\pm 50\text{mA}$		$\pm 20$ $\pm 300$ 0.9 $\pm 0.3$	$\pm 60$ $\pm 500$		* $\pm 100$ * *	* $\pm 250$	mV $\mu\text{V}/^\circ\text{C}$ mV/V mV/mA
<b>SIGNAL INPUT</b> Voltage Range Resistance	Output Voltage in Range	$\pm 10$	$\pm 15$ 200		* *	* *		V k $\Omega$
<b>SIGNAL OUTPUT</b> Voltage Range Current Drive Ripple Voltage, 800kHz Carrier  Capacitive Load Drive Voltage Noise	400 $\Omega$ /4.7nF (See Figure 4)	$\pm 10$ $\pm 5$	$\pm 12.5$ $\pm 15$ 25 5 1000 4		* *  * * * *	* * * * * *		V mA mVp-p mVp-p pF $\mu\text{V}/\sqrt{\text{Hz}}$
<b>FREQUENCY RESPONSE</b> Small Signal Bandwidth Slew Rate Settling Time	0.1%, $-10/10\text{V}$		20 1.5 75			* * *		kHz V/ $\mu\text{s}$ $\mu\text{s}$
<b>POWER SUPPLIES</b> Rated Voltage, $V_{CC1}$ Voltage Range Input Current  Ripple Current  Rated Output Voltage Output  Load Regulation Line Regulation Output Voltage vs Temperature Voltage Balance, $\pm V_{CC2}$ Voltage Ripple (800kHz)  Output Capacitive Load Sync Frequency	$I_O = \pm 15\text{mA}$ $I_O = 0\text{mA}$ No Filter $C_{IN} = 1\mu\text{F}$ Load = 15mA 50mA Balanced Load 100mA Single-Ended Load Balanced Load  No External Capacitors $C_{EXT} = 1\mu\text{F}$ Sync-Pin Grounded <sup>(2)</sup>	$\pm 10$     $\pm 14.25$ 10 10	$\pm 15$ +90/-4.5 +60/-4.5 60 3 $\pm 15$  0.3 1.12 2.5 0.05 50 5 1.6	$\pm 18$    $\pm 15.75$       1	*  *  *  *  *  *  *  *	* * * * * * * * * * * * *	*    *    *    *	V V mA mA mAp-p mAp-p V V V %/mA V/V mV/ $^\circ\text{C}$ % mVp-p mVp-p $\mu\text{F}$ MHz
<b>TEMPERATURE RANGE</b> Specification Operating Storage		-25 -25 -25		+85 +85 +125	* * *		* * *	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$

\* Specifications same as ISO113.

NOTE: (1) Conforms to UL1244 test methods. 100% tested at 1500Vrms for 1 minute. (2) If using external synchronization with a TTL-level clock, frequency should be between 1.2MHz and 2MHz with a duty-cycle greater than 25%.

## PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS

Supply Without Damage	±18V
V <sub>IN</sub> , Sense Voltage	±50V
Com <sub>1</sub> to Gnd <sub>1</sub>	±200mV
Enable, Sync	Gnd to +V <sub>CC1</sub>
Continuous Isolation Voltage	1500Vrms
V <sub>ISO</sub> , dv/dt	20kV/μs
Junction Temperature	+150°C
Storage Temperature	-25°C to +125°C
Lead Temperature, 10s	+300°C
Output Short to Gnd Duration	Continuous
±V <sub>CC2</sub> to Gnd 2 Duration	Continuous



## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PACKAGE/ORDERING INFORMATION







PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER <sup>(2)</sup>	TRANSPORT MEDIA
ISO113	24-Pin DIP	231	-25°C to +85°C			

NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "ISO113/2K5" will get a single 2500-piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


# TYPICAL PERFORMANCE CURVES

At  $T_A = +25^\circ\text{C}$ ,  $V_{CC1} = \pm 15\text{VDC}$ ,  $\pm 15\text{mA}$  output, current unless otherwise noted.



# TYPICAL PERFORMANCE CURVES (CONT)

At  $T_A = +25^{\circ}\text{C}$ ,  $V_{CC1} = \pm 15\text{VDC}$ ,  $\pm 15\text{mA}$  output current, unless otherwise noted.






FIGURE 1. Signal and Power Connections.

## THEORY OF OPERATION

The block diagram on the front page shows the isolation amplifier's synchronized signal and power configuration, which eliminate beat frequency interference. A proprietary 800kHz oscillator chip, power MOSFET transformer drivers, patented square core wirebonded transformer, and single chip diode bridge provide power to the output side of the isolation amplifier as well as external loads. The signal channel capacitively couples a duty-cycle encoded signal across the ceramic high-voltage barrier built into the package. A proprietary transmitter-receiver pair of integrated circuits, laser trimmed at wafer level, and coupled through a pair of matched "fringe" capacitors, results in a simple, reliable design.

### SIGNAL AND POWER CONNECTIONS

Figure 1 shows the proper power supply and signal connections. All power supply pins should be bypassed as shown with the  $\pi$  filter for  $+V_{CC1}$ , an option recommended if more than  $\pm 15\text{mA}$  are drawn from the isolated supply. Separate rectifier output pins ( $\pm V_{CC2}$ ) and amplifier supply input pins ( $\pm V_C$ ) allow additional ripple filtering and/or regulation. The separate input common pin and output sense are low current inputs tied to the signal source ground, and output load, respectively, to minimize errors due to IR drop in long conductors. Otherwise, connect Com 1 to Gnd 1, and Sense to  $V_{OUT}$  at the ISO113 socket. The enable pin may be left open if the ISO113 is continuously operated. If not, a TTL low level will disable the internal DC/DC converter. The Sync input must be grounded for unsynchronized operation while a 1.2MHz to 2MHz TTL clock signal provides synchronization of multiple units.

The ISO113 isolation amplifier contains a transformer-coupled DC/DC converter that is powered from the input side of the isolation amplifier. All power supply pins (2, 4, 13, 14, 15, and 16) of the ISO113 have an internal  $0.1\mu F$  capacitor to ground.  $L_1$  is used to slow down fast changes in the input current to the DC/DC converter.  $C_1$  is used to help regulate the voltage ripple caused by the current demands of the converter.  $L_1$ ,  $C_1$ , and  $C_2$  are optional, however, recommended for low noise applications.

The DC/DC converter creates an unregulated  $\pm 15\text{V}$  output to  $\pm V_{CC2}$ . If the ISO113 is the only device using the DC/DC converter for power, pins 13 and 14 and pins 15 and 16 can be connected directly without  $C_0$  or  $L_0$  in the circuit. If an external capacitor is used in this configuration, it should not exceed  $1\mu F$ . This configuration is possible because the isolation amplifier and the DC/DC converter are synchronized internally.

If additional devices are powered by the DC/DC converter of the ISO113, the application may require that the ripple voltage of the ISO113 converter be attenuated, in which case,  $L_0$  and  $C_0$  should be added to the circuit. The inductor is used to attenuate the ripple current and a higher value capacitor can be used to reduce the ripple voltage even further.

### OPTIONAL GAIN AND OFFSET ADJUSTMENTS

Rated gain accuracy and offset performance can be achieved with no external adjustments, but the circuit of Figure 2a may be used to provide a gain trim of  $\pm 0.5\%$  for the values shown. Greater range may be provided by increasing the size of  $R_1$  and  $R_2$ . Every  $2\text{k}\Omega$  increase in  $R_1$  will give an additional 1%




FIGURE 2a. Gain Adjust.




FIGURE 2b. Gain Setting.

adjustment range, with  $R_2 \geq 2R_1$ . If safety or convenience dictate location of the adjustment potentiometer on the other side of the barrier from the position shown in Figure 2a, the position of  $R_1$  and  $R_2$  may be reversed.

Gains greater than 1 may be obtained by using the circuit of Figure 2b. Note that the effect of input referred errors will be multiplied at the output in proportion to the increase in gain. Also, the small-signal bandwidth will be decreased in inverse proportion to the increase in gain. In most instances, a precision gain block at the input of the isolation amplifier will provide better overall performance.

Figure 3 shows a method for trimming  $V_{OS}$  of the ISO113. This circuit may be applied to Signal Com1. With the values shown,  $\pm 15V$  supplies and unity gain, the circuit will provide  $\pm 150mV$  adjustment range and  $0.25mV$  resolution with a typical trim potentiometer. The output will have some sensitivity to power supply variations. For a  $\pm 100mV$  trim, power supply sensitivity is  $8mV/V$  at the output.




FIGURE 3.  $V_{OS}$  Adjust.

### OPTIONAL OUTPUT FILTER

Figure 4 shows an optional output ripple filter that reduces the  $800kHz$  ripple voltage to  $<5mVp-p$  without compromising DC performance. The small signal bandwidth is extended above  $30kHz$  as a result of this compensation.




FIGURE 4. Ripple Reduction.

### MULTICHANNEL SYNCHRONIZATION

Synchronization of multiple ISO113s can be accomplished by connecting pin 3 of each device to an external TTL level oscillator, as shown in Figure 7. The PWS750-1 oscillator is convenient because its nominal synchronizing output frequency is  $1.6MHz$ , resulting in a  $800kHz$  carrier in the ISO113 (its nominal unsynchronized value). The open collector output typically switches  $7.5mA$  to a  $0.2V$  low level so that the external pull up resistor can be chosen for different pull-up voltages as shown in Figure 7. The number of channels synchronized by one PWS750-1 is determined by the total capacitance of the sync voltage conductors. They must be less than  $1000pF$  to ensure TTL level switching at  $800kHz$ . At higher frequencies the capacitance must be proportionally lower.

Customers can supply their own TTL level synchronization logic, provided the frequency is between  $1.2MHz$  and  $2MHz$ , and the duty cycle is greater than 25%.

Single or multichannel synchronization with reduced power dissipation for applications requiring less than  $\pm 15mA$  from  $V_{CC1}$  is accomplished by driving both the Sync input pin (3) and Enable pin (1) with the TTL oscillator as shown in Figure 5.




FIGURE 5. Reduced Power Dissipation.

### ISOLATION BARRIER VOLTAGE

The typical performance of the ISO113 under conditions of barrier voltage stress is indicated in the first two performance curves—Recommended Range of Isolation Voltage and IMR/ Leakage vs Frequency. At low barrier modulation

levels, errors can be determined by the IMRR characteristic. At higher barrier voltages, typical performance is obtained as long as the  $dv/dt$  across the barrier is below the shaded area in the first curve. Otherwise, the signal channel will be interrupted, causing the output to distort, and/or shift DC level. This condition is temporary, with normal operation resuming as soon as the transient subsides. Permanent damage to the integrated circuits occurs only if transients exceed  $20\text{ kV}/\mu\text{s}$ . Even in this extreme case, the barrier integrity is assured.

## HIGH VOLTAGE TESTING

The ISO113 was designed to reliably operate with 1500Vrms continuous isolation barrier voltage. To confirm barrier integrity, a two-step breakdown test is performed on 100% of the units. First, an 5657V peak, 60Hz barrier potential is applied for 10s to verify that the dielectric strength of the insulation is above this level. Following this exposure, a 1500Vrms, 60Hz potential is applied for one minute to conform to UL1244. Life-test results show reliable operation under continuous rated voltage and maximum operating temperature conditions.

## APPLICATIONS




FIGURE 6. Isolated Current Loop Driver.




FIGURE 7. Synchronized-Multichannel Isolation.



## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.