

CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08

1.8V 4k/8k/16k x 16 and 8k/16k x 8 ConsuMoBL Dual-Port Static RAM

Features

- True dual-ported memory cells which allow simultaneous access of the same memory location
- 4/8/16k × 16 and 8/16k × 8 organization
- High-speed access: 40 ns
- Ultra Low operating power
 - Active: I_{CC} = 15 mA (typical) at 55 ns
 Active: I_{CC} = 25 mA (typical) at 40 ns
 - Standby: $I_{SB3} = 2 \mu A$ (typical)
- · Port-independent 1.8V, 2.5V, and 3.0V I/Os

- Lead (Pb)-free 14 x 14 x 1.4 mm 100-pin TQFP Package
- Full asynchronous operation
- · Pin select for Master or Slave
- Expandable data bus to 32 bits with Master/Slave chip select when using more than one device
- · On-chip arbitration logic
- · On-chip semaphore logic
- · Input Read Registers and Output Drive Registers
- INT flag for port-to-port communication
- · Separate upper-byte and lower-byte control
- · Commercial and industrial temperature ranges

Selection Guide for $V_{CC} = 1.8V$

	CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08 -40	CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08 -55	
Port I/O Voltages (P1-P2)	1.8V-1.8V	1.8V-1.8V	Unit
Maximum Access Time	40	55	ns
Typical Operating Current	25	15	mA
Typical Standby Current for I _{SB1}	2	2	μΑ
Typical Standby Current for I _{SB3}	2	2	μΑ

Selection Guide for $V_{CC} = 2.5V$

	CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08 -40	CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08 -55	
Port I/O Voltages (P1-P2)	2.5V-2.5V	2.5V-2.5V	Unit
Maximum Access Time	40	55	ns
Typical Operating Current	39	28	mA
Typical Standby Current for I _{SB1}	6	6	μΑ
Typical Standby Current for I _{SB3}	4	4	μΑ

Selection Guide for $V_{CC} = 3.0V$

	CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08 -40	CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08 -55	
Port I/O Voltages (P1-P2)	3.0V-3.0V	3.0V-3.0V	Unit
Maximum Access Time	40	55	ns
Typical Operating Current	49	42	mA
Typical Standby Current for I _{SB1}	7	7	μΑ
Typical Standby Current for I _{SB3}	6	6	μΑ







Figure 1. Top Level Block Diagram^[1, 2]

- 1. A_0 – A_{11} for 4k devices; A_0 – A_{12} for 8k devices; A_0 – A_{13} for 16k devices. 2. BUSY is an output in master mode and an input in slave mode.



Pin Configurations [3, 4, 5, 6, 7]

100-Pin TQFP (Top View)




- 3. A12L and A12R are NC pins for CYDC064B16.
- 4. IRR functionality is not supported for the CYDC256B16 device.
- 5. This pin is A13L for CYDC256B16 device.
- 6. This pin is A13R for CYDC256B16 device.
- 7. Leave this pin unconnected. No trace or power component can be connected to this pin.



Pin Configurations (continued)^[7, 8, 9, 10]

100-pin TQFP (Top View)



- 8. IRR functionality is not supported for the CYDC128B08 device.
- 9. This pin is A13L for CYDC128B08 devices.
- 10. This pin is A13R for CYDC128B08 devices.



Pin Definitions

Left Port	Right Port	Description					
CEL	CER	Chip Enable					
R/\overline{W}_L	R/W _R	Read/Write Enable					
ŌĒL	ŌĒ _R	Output Enable					
A _{0L} -A _{13L}	A _{0R} -A _{13R}	Address (A_0 - A_{11} for 4k devices; A_0 - A_{12} for 8k devices; A_0 - A_{13} for 16k devices).					
I/O _{0L} –I/O _{15L}	I/O _{0R} –I/O _{15R}	Data Bus Input/Output for x16 devices; I/O ₀ -I/O ₇ for x8 devices.					
SEM _L	SEM _R	Semaphore Enable					
UB L	UB _R	Upper Byte Select (I/O ₈ –I/O ₁₅ for x16 devices; Not applicable for x8 devices).					
LB _L	LB _R	Lower Byte Select (I/O ₀ –I/O ₇ for x16 devices; Not applicable for x8 devices).					
ĪNT _L	ĪNT _R	Interrupt Flag					
BUSYL	BUSY _R	Busy Flag					
IRR0	, IRR1	Input Read Register for CYDC064B16, CYDC064B08, CYDC128B16. A13L, A13R for CYDC256B16 and CYDC128B08 devices.					
ODRO	-ODR4	Output Drive Register; These outputs are Open Drain.					
SF	EN	Special Function Enable					
N	1/S	Master or Slave Select					
V	cc	Core Power					
G	ND	Ground					
V _D	DIOL	Left Port I/O Voltage					
V _D	DIOR	Right Port I/O Voltage					
N	IC	No Connect. Leave this pin Unconnected.					

Functional Description

CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08 are low-power CMOS 4k, 8k,16k x 16, and 8/16k x 8 dual-port static RAMs. Arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as standalone 16-bit dual-port static RAMs or multiple devices can be combined in order to function as a 32-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 32-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: Chip Enable ($\overline{\text{CE}}$), Read or Write Enable (R/W), and Output Enable ($\overline{\text{OE}}$). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The Interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a Chip Enable ($\overline{\text{CE}}$) pin.

The CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08 are available in 100-pin TQFP packages.

Power Supply

The core voltage ($V_{\rm CC}$) can be 1.8V, 2.5V or 3.0V, as long as it is lower than or equal to the I/O voltage.

Each port can operate on independent I/O voltages. This is determined by what is connected to the V_{DDIOL} and V_{DDIOR} pins. The supported I/O standards are 1.8V/2.5V LVCMOS and 3.0V LVTTL.

Write Operation

Data \underline{m} ust be set up for a duration of t_{SD} before the rising edge of R/W in order to guarantee \underline{a} valid write. A write operation is controlled by either the R/W pin (see Write Cycle No. 1 waveform) or the \overline{CE} pin (see Write Cycle No. 2 waveform). Required inputs for non-contention operations are summarized in *Table 1*.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port $t_{\mbox{\scriptsize DDD}}$ after the data is presented on the other port.

Read Operation

When reading the device, the user must assert both the OE and CE pins. Data will be available t_{ACE} after CE or t_{DOE} after OE is asserted. If the user wishes to access a semaphore flag,



CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08

then the $\overline{\text{SEM}}$ pin must be asserted instead of the $\overline{\text{CE}}$ pin, and $\overline{\text{OE}}$ must also be asserted.

Interrupts

The upper two memory locations may be used for message passing. The highest memory location (FFF for the CYDC064B16, 1FFF for the CYDC128B16 and CYDC064B08, 3FFF for the CYDC256B16 and CYDC128B08) is the mailbox for the right port and the second-highest memory location (FFE for the CYDC064B16, 1FFE for the CYDC128B16 and CYDC064B08, 3FFE for the CYDC256B16 and CYDC128B08) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user-defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin. On power up, an initialization program should be run and the interrupts for both ports must be read to reset them.

The operation of the interrupts and their interaction with Busy are summarized in *Table 2*.

Busy

The CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08 provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports' CEs are asserted and an address match occurs within t_{PS} of each other, the busy logic will determine which port has access. If t_{PS} is violated, one port will definitely gain permission to the location, but it is not predictable which port will get that permission. \overline{BUSY} will be asserted t_{BLA} after an address match or t_{BLC} after \overline{CE} is taken LOW.

Master/Slave

A M/\overline{S} pin is provided in order to expand the word width by configuring the device as either a master or <u>a slave</u>. The BUSY output of the master is connected to the BUSY input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled (t_{BLC} or t_{BLA}), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/\overline{S} pin <u>allows</u> the device to be <u>used</u> as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

Input Read Register

The Input Read Register (IRR) captures the status of two external input devices that are connected to the Input Read pins.

The contents of the IRR read from address x0000 from either port. During reads from the IRR, DQ0 and DQ1 are valid bits and DQ<15:2> are don't care. Writes to address x0000 are not allowed from either port.

Address x0000 is not available for standard memory accesses when SFEN = V_{IL} . When SFEN = V_{IH} , address x0000 is available for memory accesses.

The inputs will be 1.8V/2.5V LVCMOS or 3.0V LVTTL, depending on the core voltage supply ($V_{\rm CC}$). Refer to *Table 3* for Input Read Register operation.

IRR is not available in the CYDC256B16 and CYDC128B08, as the IRR pins are used as extra address pins A_{13L} and A_{13R}.

Output Drive Register

The Output Drive Register (ODR) determines the state of up to five external binary state devices by providing a path to V_{SS} for the external circuit. These outputs are Open Drain.

The five external devices can operate at different voltages $(1.5 \text{V} \leq \text{V}_{DDIO} \leq 3.5 \text{V})$ but the combined current cannot exceed 40 mA (8 mA max for each external device). The status of the ODR bits are set using standard write accesses from either port to address x0001 with a "1" corresponding to on and "0" corresponding to off.

The status of the ODR bits can <u>be read</u> with a standard read access to address x0001. When $\overline{\text{SFEN}} = \text{V}_{\text{IL}}$, the ODR is active and address x0001 is not available for memory accesses. When $\overline{\text{SFEN}} = \text{V}_{\text{IH}}$, the ODR is inactive and address x0001 can be used for standard accesses.

During reads and writes to ODR DQ<4:0> are valid and DQ<15:5> are don't care. Refer to *Table 4* for Output Drive Register operation.

Semaphore Operation

CYDC128B16, CYDC256B16. CYDC064B16. The CYDC128B08, CYDC064B08 provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t_{SOP} before attempting to read the semaphore. The semaphore value will be available t_{SWRD} + t_{DOE} after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting $\overline{\text{SEM}}$ LOW. The $\overline{\text{SEM}}$ pin functions as a chip sele<u>ct for</u> the semaphore latches ($\overline{\text{CE}}$ must remain HIGH du<u>ring SEM LOW</u>). A_{0-2} represents the semaphore address. $\overline{\text{OE}}$ and R/\overline{W} are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only I/O_0 is used. If a zero is written to the left port of an available semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. *Table 5* shows sample semaphore operations.



When reading a semaphore, all sixteen/eight data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within $t_{\mbox{\footnotesize SPS}}$ of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore. On power-up, both ports should write "1" to all eight semaphores.

Architecture

CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08 consist of an array of 4k, 8k, or 16k words of 16 dual-port RAM cells, I/O and address lines, and control signals (\overline{CE} , \overline{OE} , R/W). The CYDC064B08 and

CYDC128B08 consist of an array of 8k and 16k words of 8 each of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two Interrupt (INT) pins can be utilized for port-to-port communication. Two Semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the devices can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The devices also have an automatic power-down feature controlled by CE. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

Table 1. Non-Contending Read/Write

		Inp	uts			Outp	uts	
CE	R/W	OE	UB	LB	SEM	I/O ₈ –I/O ₁₅ ^[11]	I/O ₀ –I/O ₇	Operation
Н	Х	Х	Х	Х	Н	High Z	High Z	Deselected: Power-down
Χ	Х	Х	Н	Н	Н	High Z	High Z	Deselected: Power-down
L	L	Х	L	Н	Н	Data In	High Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High Z	Data In	Write to Lower Byte Only
L	L	Х	L	L	Н	Data In	Data In	Write to Both Bytes
L	Н	L	L	Н	Н	Data Out	High Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High Z	Data Out	Read Lower Byte Only
L	Н	L	L	L	Н	Data Out	Data Out	Read Both Bytes
Х	Х	Н	Х	Х	Х	High Z	High Z	Outputs Disabled
Н	Н	L	Х	Х	L	Data Out	Data Out	Read Data in Semaphore Flag
Χ	Н	L	Н	Н	L	Data Out	Data Out	Read Data in Semaphore Flag
Н		Х	Х	Х	L	Data In	Data In	Write D _{IN0} into Semaphore Flag
Χ		Х	Н	Н	L	Data In	Data In	Write D _{IN0} into Semaphore Flag
L	Х	Х	L	Х	L			Not Allowed
L	Х	Х	Х	L	L			Not Allowed

Table 2. Interrupt Operation Example (Assumes $\overline{BUSY}_L = \overline{BUSY}_R = HIGH)^{[12]}$

		Left Port						Right Port						
Function	R/W _L	CEL	OEL	A _{0L-13L}	INT _L	R/W _R	CER	OE _R	A _{0R-13R}	INT _R				
Set Right INT _R Flag	L	L	Х	3FFF ^[15]	Х	Х	Х	Х	Х	L ^[14]				
Reset Right INT _R Flag	Х	Х	Х	Х	Х	Х	L	L	3FFF ^[15]	H ^[13]				
Set Left INT _L Flag	Х	Х	Х	Х	L ^[13]	L	L	Х	3FFE ^[15]	Х				
Reset Left INT _L Flag	Х	L	L	3FFE ^[15]	H ^[14]	Х	Х	Х	Х	Х				

- 11. This column applies to x16 devices only.

 12. See Interrupts Functional Description for specific highest memory locations by device.

 13. If BUSY_R = L, then no change.

 14. If BUSY_L = L, then no change.

- 15. See Functional Description for specific addresses by device.



Table 3. Input Read Register Operation^[16, 19]

SFEN	CE	R/W	Б Б	В	В	ADDR	I/O ₀ -I/O ₁	I/O ₂ -I/O ₁₅	Mode
Н	L	Н	L	L	L	x0000-Max	VALID ^[17]	VALID ^[17]	Standard Memory Access
L	L	Н	L	Х	L	x0000	VALID ^[18]	Х	IRR Read

Table 4. Output Drive Register [20]

SFEN	CE	R/W	OE	UB	LB	ADDR	I/O ₀ -I/O ₄	I/O ₅ -I/O ₁₅	Mode
Н	L	Н	X ^[21]	L ^[17]	L ^[17]	x0000-Max	VALID ^[17]	VALID ^[17]	Standard Memory Access
L	L	L	Х	Х	L	x0001	VALID ^[18]	Х	ODR Write ^[20, 22]
L	L	Н	L	Х	L	x0001	VALID ^[18]	Х	ODR Read ^[20]

Table 5. Semaphore Operation Example

Function	I/O ₀ -I/O ₁₅ Left	I/O ₀ -I/O ₁₅ Right	Status
No action	1	1	Semaphore-free
Left port writes 0 to semaphore	0	1	Left Port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore-free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore-free

Notes:

16. SFEN = V_{IL} for IRR reads.

17. UB or $\overline{LB} = V_{IL}$. If $\overline{LB} = V_{IL}$, then DQ<7:0> are valid. If $\overline{UB} = V_{IL}$ then DQ<15:8> are valid.

18. LB must be active $(\overline{LB} = V_{IL})$ for these bits to be valid.

19. \overline{SFEN} active when either $CE_L = V_{IL}$ or $\overline{CE}_R = V_{IL}$. It is inactive when $\overline{CE}_L = \overline{CE}_R = V_{IH}$.

20. $\overline{SFEN} = V_{IL}$ for ODR reads and writes.

21. Output enable must be low $(\overline{OE} = V_{IL})$ during reads for valid data to be output.

22. During ODR writes data will also be written to the memory.



CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08

Maximum Ratings^[23]

(Above which the useful life may be impaired. For user guide-lines, not tested.)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Power Applied-55°C to +125°C

Supply Voltage to Ground Potential-0.5V to +3.3V

DC Voltage Applied to

Outputs in High-Z State-0.5V to V_{CC} + 0.5V

DC Input Voltage^[24].....-0.5V to V_{CC} + 0.5V

Output Current into Outputs (LOW)	90 mA
Static Discharge Voltage	> 2000V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{cc}
Commercial	0°C to +70°C	1.8V ± 100 mV 2.5V ± 100 mV 3.0V ± 300 mV
Industrial	–40°C to +85°C	1.8V ± 100 mV 2.5V ± 100 mV 3.0V ± 300 mV

Electrical Characteristics for V_{CC} = 1.8V Over the Operating Range

				CY CY CY	DC256E DC128E DC064E DC128E DC064E	816, 816, 808,	CY CY CY	DC256E DC128E DC064E DC128E DC064I	316, 316, 308,	
					-40					
Parameter	Description	P1 I/O Voltage	P2 I/O Voltage	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V _{OH}	Output HIGH Voltage ($I_{OH} = -100 \mu A$)	1.8V (a	ny port)	V _{DDIO} - 0.2			V _{DDIO} – 0.2			\
	Output HIGH Voltage (I _{OH} = –2 mA)	2.5V (a	ny port)	2.0			2.0			V
	Output HIGH Voltage (I _{OH} = –2 mA)	3.0V (a	ny port)	2.1			2.1			V
V_{OL}	Output LOW Voltage (I _{OL} = 100 μA)	1.8V (a	ny port)			0.2			0.2	V
	Output HIGH Voltage (I _{OL} = 2 mA)	2.5V (a	ny port)			0.4			0.4	V
	Output HIGH Voltage (I _{OL} = 2 mA)	3.0V (a	ny port)			0.4			0.4	V
V _{OL} ODR	ODR Output LOW Voltage (I _{OL} = 8 mA)	1.8V (any port)				0.2			0.2	V
		2.5V (a	ny port)			0.2			0.2	V
		3.0V (a	ny port)			0.2			0.2	V
V _{IH}	Input HIGH Voltage	1.8V (a	ny port)	1.2		V _{DDIO} + 0.2	1.2		V _{DDIO} + 0.2	V
		2.5V (a	ny port)	1.7		V _{DDIO} + 0.3	1.7		V _{DDIO} + 0.3	V
		3.0V (any port)		2.0		V _{DDIO} + 0.2	2.0		V _{DDIO} + 0.2	V
V_{IL}	Input LOW Voltage	1.8V (a	ny port)	-0.2		0.4	-0.2		0.4	٧
		2.5V (a	ny port)	-0.3		0.6	-0.3		0.6	V
		3.0V (a	ny port)	-0.2		0.7	-0.2		0.7	٧
I _{OZ}	Output Leakage Current	1.8V	1.8V	– 1		1	– 1		1	μА
		2.5V	2.5V	-1		1	-1		1	μА
		3.0V	3.0V	-1		1	-1		1	μА
I _{CEX} ODR	ODR Output Leakage Current.	1.8V	1.8V	– 1		1	– 1		1	μА
	$V_{OUT} = V_{DDIO}$	2.5V	2.5V	– 1		1	– 1		1	μА
		3.0V	3.0V	-1		1	-1		1	μА

Notes:

24. Pulse width < 20 ns.

^{23.} The voltage on any input or I/O pin can not exceed the power pin during power-up.



Electrical Characteristics for V_{CC} = 1.8V (continued) Over the Operating Range

					CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08		CY CY CY	CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08		-	
Parameter	Description		P1 I/O Voltage	P2 I/O Voltage	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
I _{IX}	Input Leakage Current		1.8V	1.8V	-1		1	-1		1	μА
			2.5V	2.5V	-1		1	-1		1	μА
			3.0V	3.0V	-1		1	-1		1	μА
I _{CC}	Operating Current (V _{CC} = Max., I _{OUT} = 0 mA) Outputs Disabled	Ind.	1.8V	1.8V		25	40		15	25	mA
I _{SB1}	$\begin{array}{l} \text{Standby } \underline{\text{Current}} \; (\underline{\text{B}} \text{oth Ports TTL} \\ \text{Level}) \; \underline{\text{CE}}_{L} \; \text{and } \; \underline{\text{CE}}_{R} \geq V_{CC} - 0.2, \\ \underline{\text{SEM}}_{L} = \underline{\text{SEM}}_{R} = V_{CC} - 0.2, \\ f = f_{MAX} \end{array}$	Ind.	1.8V	1.8V		2	6		2	6	μА
I _{SB2}	Standby Current (One Port TTL Level) $CE_L \mid CE_R \ge V_{IH}$, $f = f_{MAX}$	Ind.	1.8V	1.8V		8.5	18		8.5	14	mA
I _{SB3}	$\begin{array}{l} \text{Standby Curre}\underline{\text{nt }} (\text{Both Ports} \\ \text{CMOS Level}) \ \text{CE}_L \ \& \ \text{CE}_R \ge \\ \text{V}_{CC} - 0.2\text{V}, \ \text{SEM}_L \ \text{and SEM}_R > \\ \text{V}_{CC} - 0.2\text{V}, \ \text{f} = 0 \end{array}$	Ind.	1.8V	1.8V		2	6		2	6	μА
I _{SB4}	$\begin{array}{c} \text{Standby } \underline{\text{Curren}} \text{t (One Port CMOS} \\ \text{Level) } \underline{\text{CE}}_{\text{L}} \mid \underline{\text{CE}}_{\text{R}} \geq \text{V}_{\text{IH}}, \text{f} = \text{f}_{\text{MAX}}^{[25]} \end{array}$	Ind.	1.8V	1.8V		8.5	18		8.5	14	mA

^{25.} f_{MAX} = 1/t_{RC} = All inputs cycling at f = 1/t_{RC} (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I_{SB3}.



Electrical Characteristics for V_{CC} = 2.5V Over the Operating Range

			_		DC256E DC128E DC064E DC128E DC064I	316, 316, 308,	CY CY CY	DC256E DC128E DC064E DC128E DC064I	316, 316, 308,	
		P1 I/O	P2 I/O		-40			-55		
Parameter	Description	Voltage		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V _{OH}	Output HIGH Voltage (I _{OH} = –2 mA)	2.5V (any port)	2.0			2.0			V
	Output HIGH Voltage (I _{OH} = -2 mA)	3.0V (any port)	2.1			2.1			V
V_{OL}	Output LOW Voltage (I _{OL} = 2 mA)	2.5V (any port)			0.4			0.4	V
	Output LOW Voltage (I _{OL} = 2 mA)	3.0V (any port)			0.4			0.4	V
V _{OL} ODR	ODR Output LOW Voltage (I _{OL} = 8 m	(A) 2.5V (any port)			0.2			0.2	V
		3.0V (any port)			0.2			0.2	V
V _{IH}	Input HIGH Voltage	2.5V (any port)	1.7		V _{DDIO} + 0.3	1.7		V _{DDIO} + 0.3	V
		3.0V (any port)	2.0		V _{DDIO} + 0.2	2.0		V _{DDIO} + 0.2	V
V _{IL}	Input LOW Voltage	2.5V (any port)	-0.3		0.6	-0.3		0.6	V
		3.0V (any port)	-0.2		0.7	-0.2		0.7	V
l _{OZ}	Output Leakage Current	2.5V	2.5V	-1		1	-1		1	μА
		3.0V	3.0V	-1		1	-1		1	μА
I _{CEX} ODR	ODR Output Leakage Current.	2.5V	2.5V	-1		1	-1		1	μА
	$V_{OUT} = V_{CC}$	3.0V	3.0V	-1		1	-1		1	μА
I _{IX}	Input Leakage Current	2.5V	2.5V	-1		1	-1		1	μА
		3.0V	3.0V	-1		1	-1		1	μА
I _{CC}	Operating Current (V_{CC} = Max., I_{OUT} = 0 mA) Outputs Disabled	d. 2.5V	2.5V		39	55		28	40	mA
I _{SB1}	$ \begin{array}{l} \text{Standby } \underline{\text{Current}} \ (\underline{\text{B}} \text{oth Ports TTL} \\ \text{Level}) \ CE_L \ \text{and } CE_R \geq V_{CC} - 0.2, \\ \text{SEM} \ _L = \underline{\text{SEM}}_R = V_{CC} - 0.2, \ f = f_{MAX} \\ \end{array} $	d. 2.5V	2.5V		6	8		6	8	μА
I _{SB2}	$ \begin{array}{ll} \text{Standby } \underline{\text{Current}} \text{ (One Port TTL} \\ \text{Level) } \underline{\text{CE}}_L \mid \underline{\text{CE}}_R \geq V_{IH}, \text{ f = f}_{MAX} \\ \end{array} $	d. 2.5V	2.5V		21	30		18	25	mA
I _{SB3}	$\begin{array}{ll} \text{Standby Curre}\underline{\text{nt }} (\text{Bot}\underline{\text{h Ports}} & \text{In} \\ \text{CMOS Level}) \text{ CE}_L \& \text{ CE}_R \geq \\ \text{V}_{CC} - 0.2\text{V}, \text{ SEM}_L \text{ and SEM}_R > \\ \text{V}_{CC} - 0.2\text{V}, \text{ f = 0} \end{array}$	d. 2.5V	2.5V		4	6		4	6	μА
I _{SB4}	$\begin{array}{l} \text{Standb}\underline{y} \ \underline{C} u r \underline{rent} \ (\text{One Port CMOS} \\ \text{Level}) \ C\underline{E}_L \ \ C\underline{E}_R \geq V_{IH}, \ f = f_{MAX}^{[25]} \end{array} \text{In} .$	d. 2.5V	2.5V		21	30		18	25	mA



Electrical Characteristics for 3.0V Over the Operating Range

					CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08		CY CY CY	DC256E DC128E DC064E DC128E DC064E	316, 316, 308,		
						-40			-55		
Parameter	Description		P1 I/O Voltage	P2 I/O Voltage	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V _{OH}	Output HIGH Voltage (I _{OH} = -2 mA))	3.0V (a	ny port)	2.1			2.1			V
V _{OL}	Output LOW Voltage (I _{OL} = 2 mA)		3.0V (a	ny port)			0.4			0.4	V
V _{OL} ODR	ODR Output LOW Voltage (I _{OL} = 8 r	nA)	3.0V (a	ny port)			0.2			0.2	V
V _{IH}	Input HIGH Voltage		3.0V (any port)		2.0		V _{DDIO} + 0.2	2.0		V _{DDIO} + 0.2	V
V_{IL}	Input LOW Voltage		3.0V (a	ny port)	-0.2		0.7	-0.2		0.7	V
l _{oz}	Output Leakage Current		3.0V	3.0V	-1		1	-1		1	μА
I _{CEX} ODR	ODR Output Leakage Current. V _{OUT} = V _{CC}		3.0V	3.0V	– 1		1	–1		1	μА
I _{IX}	Input Leakage Current		3.0V	3.0V	-1		1	-1		1	μА
I _{CC}	Operating Current (V _{CC} = Max., I _{OUT} = 0 mA) Outputs Disabled	nd.	3.0V	3.0V		49	70		42	60	mA
I _{SB1}	$\begin{array}{l} \text{Standby } \underline{\text{Current}} \ (\underline{\text{B}} \text{oth Ports TTL} I\\ \text{Level}) \ \underline{\text{CE}}_L \ \text{and } \underline{\text{CE}}_R \geq V_{CC} - 0.2,\\ \text{SEM}_L = \underline{\text{SEM}}_R = V_{CC} - 0.2, f = f_{MAX} \end{array}$	nd.	3.0V	3.0V		7	10		7	10	μА
I _{SB2}	$ \begin{array}{c} \text{Standb}\underline{v} \ \underline{Current} \ (\text{One Port TTL} \\ \text{Level}) \ \underline{CE}_L \ \ \overline{CE}_R \geq V_{\text{IH}}, \ f = f_{\text{MAX}} \end{array} $	nd.	3.0V	3.0V		28	40		25	35	mA
I _{SB3}	$ \begin{array}{ll} \text{Standby Curre}\underline{\text{nt}} \; (\text{Bot}\underline{\text{h}} \; \text{Ports} \\ \text{CMOS Level}) \; \text{CE}_L \; \& \; \text{CE}_R \geq \\ \text{V}_{CC} - 0.2\text{V}, \; \text{SEM}_L \; \text{and} \; \text{SEM}_R > \\ \text{V}_{CC} - 0.2\text{V}, \; \text{f} = 0 \end{array} $	nd.	3.0V	3.0V		6	8		6	8	μА
I _{SB4}	$ \begin{array}{c} \text{Standb}_{\underline{Y}} \ \underline{\text{Current}} \ (\text{One Port CMOS} \ \\ \text{Level}) \ \underline{\text{CE}}_L \ \ \overline{\text{CE}}_R \geq V_{IH}, \ f = f_{MAX}^{[25]} \\ \end{array} $	nd.	3.0V	3.0V		28	40		25	35	mA

Capacitance^[26]


Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, f = 1 MHz,	9	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.0V$	10	pF

Note:

26. Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms



(a) Normal Load (Load 1)

	3.0V/2.5V	1.8V
R1	1022Ω	13500Ω
R2	792Ω	10800Ω

(b) Thévenin Equivalent (Load 1) ALL INPUT PULSES

10% 90% 90%

(c) Three-State Delay (Load 2)

(Used for t_{LZ} , t_{HZ} , t_{HZWE} , and t_{LZWE} including scope and jig)

Switching Characteristics for V_{CC} = 1.8V Over the Operating Range^[27]

		CYDC [,] CYDC [,] CYDC [,]	256B16, 128B16, 064B16, 128B08, 064B08	CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08		
		-4	40			
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle			•	•	•	•
t _{RC}	Read Cycle Time	40		55		ns
t _{AA}	Address to Data Valid		40		55	ns
t _{OHA}	Output Hold From Address Change	5		5		ns
t _{ACE} ^[28]	CE LOW to Data Valid		40		55	ns
t _{DOF}	OE LOW to Data Valid		25		30	ns
t _{LZOE} ^[29, 30, 31]	OE Low to Low Z	5		5		ns
t _{HZOE} [29, 30, 31]	OE HIGH to High Z		15		25	ns
t _{LZCE} [29, 30, 31]	CE LOW to Low Z	5		5		ns
t _{HZCE} ^[29, 30, 31]	CE HIGH to High Z		15		25	ns
t _{PU} ^[31]	CE LOW to Power-Up	0		0		ns
t _{PD} ^[31]	CE HIGH to Power-Down		40		55	ns
t _{ABE} ^[28]	Byte Enable Access Time		40		55	ns
Write Cycle	<u> </u>					
t _{WC}	Write Cycle Time	40		55		ns
t _{SCE} ^[28]	CE LOW to Write End	30		45		ns
t _{AW}	Address Valid to Write End	30		45		ns

- 27. Test conditions assume signal transition time of 3 ns or less, timing reference levels of V_{CC}/2, input pulse levels of 0 to V_{CC}, and output loading of the specified I_{OI}/I_{OH} and 30-pF_load capacitance.
- 28. To access RAM, CE = L, UB = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire t_{SCE} time.
- 29. At any given temperature and voltage condition for any given device, t_{HZCE} is less than t_{LZCE} and t_{HZOE} is less than t_{LZCE}.
- 30. Test conditions used are Load 3.
- 31. This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform



Switching Characteristics for V_{CC} = 1.8V Over the Operating Range^[27] (continued)

		CYDC [,] CYDC [,] CYDC [,]	256B16, 128B16, 064B16, 128B08, 064B08	CYDC1 CYDC0 CYDC1	256B16, 128B16, 064B16, 128B08, 064B08		
		-	40	-4	55		
Parameter	Description	Min.	Max.	Min.	Max.	Unit	
t _{HA}	Address Hold From Write End	0		0		ns	
t _{SA} ^[28]	Address Set-up to Write Start	0		0		ns	
t _{PWE}	Write Pulse Width	25		40		ns	
t _{SD}	Data Set-up to Write End	20		30		ns	
t _{HD}	Data Hold From Write End	0		0		ns	
t _{HZWE} [30, 31]	R/W LOW to High Z		15		25	ns	
t _{LZWE} [30, 31]	R/W HIGH to Low Z	0		0		ns	
t _{WDD} ^[32]	Write Pulse to Data Delay		55		80	ns	
t _{DDD} [32]	Write Data Valid to Read Data Valid		55		80	ns	
Busy Timing [[]	33]		1		1		
t _{BLA}	BUSY LOW from Address Match		30		45	ns	
t _{BHA}	BUSY HIGH from Address Mismatch		30		45	ns	
t _{BLC}	BUSY LOW from CE LOW		30		45	ns	
t _{BHC}	BUSY HIGH from CE HIGH		30		45	ns	
t _{PS} ^[34]	Port Set-up for Priority	5		5		ns	
t _{WB}	R/W HIGH after BUSY (Slave)	0		0		ns	
t _{WH}	R/W HIGH after BUSY HIGH (Slave)	20		35		ns	
t _{BDD} ^[35]	BUSY HIGH to Data Valid		30		40	ns	
Interrupt Tim	ing ^[33]		•		•		
t _{INS}	INT Set Time		35		45	ns	
t _{INR}	INT Reset Time		35		45	ns	
Semaphore T	iming			•	•	•	
t _{SOP}	SEM Flag Update Pulse (OE or SEM)	10		15		ns	
t _{SWRD}	SEM Flag Write to Read Time	10		10		ns	
t _{SPS}	SEM Flag Contention Window	10		10		ns	
t _{SAA}	SEM Address Access Time		40		55	ns	

Notes:

32. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

33. Test conditions used are Load 2.

34. Add 2ns to this value when the I/O ports are operating at different voltages.

35. t_{BDD} is a calculated parameter and is the greater of t_{WDD}-t_{PWE} (actual) or t_{DDD}-t_{SD} (actual).



Switching Characteristics for V_{CC} = 2.5V Over the Operating Range

Parameter			CYDC CYDC CYDC	256B16, 128B16, 064B16, 128B08, 064B08	CYDC ² CYDC ² CYDC ²	256B16, 128B16, 064B16, 128B08, 064B08	
Read Cycle ItaC			-	40	-:		
I _{SC} Read Cycle Time 40 55 I _{AA} Address to Data Valid 40 55 I _{OHA} Output Hold From Address Change 5 5 I _{ACE} ⁽²⁸⁾ Œ LOW to Data Valid 40 55 I _{ODE} Œ LOW to Data Valid 25 30 I _L ZOE(^(29, 30, 31) Œ LOW to Low Z 2 2 I _L ZOE(^(29, 30, 31) Œ LOW to Low Z 2 2 I _L ZOE(^(29, 30, 31) Œ LOW to Power-Up 0 0 I _L ZOE(^(29, 30, 31) Œ LOW to Power-Up 0 0 I _L ZOE(^(29, 30, 31) Œ LOW to Power-Up 0 0 I _L ZOE(^(29, 30, 31) Œ LOW to Power-Up 0 0 I _L ZOE(^(29, 30, 31) Œ LOW to Power-Up 0 0 I _L ZOE(⁽²⁸⁾ Byte Enable Access Time 40 55 I _L ZOE(⁽²⁸⁾ Byte Enable Access Time 40 55 I _L ZOE(⁽²⁸⁾ ELOW to Write End 30 45 I _L XOE Write Cycle Time 40 55	Parameter	Description	Min.	Max.	Min.	Max.	Unit
Lack	Read Cycle						
Total	t _{RC}	Read Cycle Time	40		55		ns
I _{ACE} [28] CE LOW to Data Valid 40 55 tooe OE LOW to Data Valid 25 30 t _{LZOE} [29, 30, 31] OE Low to Low Z 2 2 t _{LZOE} [29, 30, 31] OE HIGH to High Z 15 15 t _{LZOE} [29, 30, 31] CE LOW to Low Z 2 2 t _{LZOE} [29, 30, 31] CE HIGH to High Z 15 15 t _{LZOE} [29, 30, 31] CE LOW to Power-Up 0 0 t _{PD} [31] CE HIGH to Power-Down 40 55 t _{PD} [31] CE HIGH to Power-Down 40 55 Write Cycle Time 40 55 Vacce ^[28] Date Cycle Time 40 55 Vacce ^[28] CE LOW to Wite End 30 45	t _{AA}	Address to Data Valid		40		55	ns
toos OE LOW to Data Valid 25 30 t _{LZOE} [29, 30, 31] OE Low to Low Z 2 2 t _{HZCE} [29, 30, 31] OE HIGH to High Z 15 15 t _{LZCE} [29, 30, 31] CE LOW to Low Z 2 2 t _{HZCE} [29, 30, 31] CE HIGH to High Z 15 15 t _{HZCE} [28] 0.31 CE LOW to Power-Up 0 0 t _{pD} [31] CE HIGH to Power-Down 40 55 t _{ABE} [28] Byte Enable Access Time 40 55 Write Cycle Time 40 55 t _{SCE} [28] CE LOW to Write End 30 45 t _{SCE} [28] CE LOW to Write End 30 45 t _{AW} Address Valid to Write End 30 45 t _{HA} Address Set-up to Write End 0 0 t _{SA} [28] Address Set-up to Write Start 0 0 t _{PWE} Write Pulse Width 25 40 t _{SD} Data Hold From Write End 0 0 t _{BUD} (30, 31)<	t _{OHA}	Output Hold From Address Change	5		5		ns
toos OE LOW to Data Valid 25 30 t _{LZOE} ^[29, 30, 31] OE Low to Low Z 2 2 t _{HZOE} ^[29, 30, 31] OE HIGH to High Z 15 15 t _{LZCE} ^[29, 30, 31] CE LOW to Low Z 2 2 t _{HZCE} ^[29, 30, 31] CE HIGH to High Z 15 15 15 t _{HZCE} ^[29, 30, 31] CE HIGH to Power-Up 0 0 0 15 </td <td>t_{ACE}^[28]</td> <td>CE LOW to Data Valid</td> <td></td> <td>40</td> <td></td> <td>55</td> <td>ns</td>	t _{ACE} ^[28]	CE LOW to Data Valid		40		55	ns
t _{tZOE} [^{29, 30, 31}] OE HIGH to High Z 15 15 t _{tZCE} [^{29, 30, 31}] CE LOW to Low Z 2 2 t _{tyCE} [^{29, 30, 31}] CE LOW to Power-Up 0 0 t _{pD} [³¹] CE LOW to Power-Up 0 0 t _{pD} [³¹] CE HIGH to Power-Down 40 55 t _{ABE} [²⁸] Byte Enable Access Time 40 55 Write Cycle t _{WC} Write Cycle Time 40 55 t _{SCE} [²⁸] CE LOW to Write End 30 45 t _{AW} Address Valid to Write End 30 45 t _{AW} Address Hold From Write End 0 0 t _{SA} [²⁸] Address Set-up to Write Start 0 0 t _{BM} Write Pulse Width 25 40 t _{SD} Data Bet-up to Write End 20 30 t _{HD} Data Hold From Write End 0 0 t _{HD} Data Hold From Write End 0 0 t _{HOD} Write Duse Value 15	t _{DOE}	OE LOW to Data Valid		25		30	ns
I ₁ ZOE ^{29, 30, 31} OE HIGH to High Z 15 15 I ₂ ZCE ^{29, 30, 31} CE LOW to Low Z 2 2 I ₂ ZCE ^{29, 30, 31} CE HIGH to High Z 15 15 I ₂ DI ³¹ CE LOW to Power-Up 0 0 I ₂ DI ³¹ CE HIGH to Power-Down 40 55 I ₂ E28 Byte Enable Access Time 40 55 Write Cycle Write Cycle Time 40 55 I ₃ CE ² CE8 CE LOW to Write End 30 45 I ₄ W Address Valid to Write End 30 45 I ₄ W Address Hold From Write End 0 0 I ₄ AB Address Set-up to Write Start 0 0 I ₅ D Data Set-up to Write End 20 30 I ₅ D Data Set-up to Write End 0 0 I ₅ D Data Set-up to Write End 0 0 I ₅ D Data Hold From Write End 0 0 I ₅ D Data Hold From Write End 0 0 I ₅ D Data Hold From Write End 0 0 I ₅ D <td>t_{LZOE}[29, 30, 31]</td> <td>OE Low to Low Z</td> <td>2</td> <td></td> <td>2</td> <td></td> <td>ns</td>	t _{LZOE} [29, 30, 31]	OE Low to Low Z	2		2		ns
I _{LZCE} (29, 30, 31) CE LOW to Low Z 2 2 I _{LZCE} (29, 30, 31) CE HIGH to High Z 15 15 I _{LD} (31) CE LOW to Power-Up 0 0 0 I _{LD} (31) CE HIGH to Power-Down 40 55 I _{LD} (28) Byte Enable Access Time 40 55 Write Cycle I _{WC} Write Cycle Time 40 55 I _{SCE} (28) CE LOW to Write End 30 45 I _{SCE} (28) CE LOW to Write End 30 45 I _{AW} Address Valid to Write End 0 0 I _{HA} Address Set-up to Write Start 0 0 I _{SA} (28) Address Set-up to Write End 20 30 I _{SD} Data Set-up to Write End 0 0 I _{BD} Data Hold From Write End 0 0 I _{HZWE} (30, 31) R/W LOW to High Z 15 25 I _{LZWE} (30, 31) R/W LOW to High Z 15 25 I _{LZWE} (30, 31) R/W HIGH to Low Z 0<	t _{HZOE} [29, 30, 31]	OE HIGH to High Z		15		15	ns
I _{HZCE} [29, 30, 31] CE HIGH to High Z 15 15 I _D [31] CE LOW to Power-Up 0 0 I _D [31] CE HIGH to Power-Down 40 55 Kage [28] Byte Enable Access Time 40 55 Write Cycle I _{WC} Write Cycle Time 40 55 I _{SCE} [28] CE LOW to Write End 30 45 I _{WC} Address Valid to Write End 30 45 I _{WW} Address Valid to Write End 30 45 I _{HA} Address Hold From Write End 0 0 I _{SA} [28] Address Set-up to Write Start 0 0 I _{SA} [28] Address Set-up to Write End 20 30 I _{SD} Data Set-up to Write End 20 30 I _{BD} Data Hold From Write End 0 0 I _{HAD} Data Hold From Write End 0 0 I _{HAD} Data Hold From Write End 0 0 I _{HAD} Write Data Valid to Read Data Valid 55	t _{LZCE} [29, 30, 31]	CE LOW to Low Z	2		2		ns
tpu[31] CE LOW to Power-Up 0 0 tpc[31] CE HIGH to Power-Down 40 55 tabe[28] Byte Enable Access Time 40 55 Write Cycle twc Write Cycle Time 40 55 txcc Write Cycle Time 40 55 txcc Write Cycle Time 40 45 txw Address Set Did Form Write End 30 45 tym Address Alight to Write End 0 0 0 tym Write Pulse Width 25 40 0 44 0 15 25 40 15 25 40 15 15 25 15 15 15 15 15 <	t _{HZCE} [29, 30, 31]	CE HIGH to High Z		15		15	ns
tpD[31] CE HIGH to Power-Down 40 55 Vabrite Cycle 40 55 twc Write Cycle Time 40 55 twc SECEVERS CE LOW to Write End 30 45 tAW Address Valid to Write End 0 0 0 tsp Write Pulse Write End 20 30 0 tp Write Pulse Write End 0 0 0 th Data Set-up to Write End 0 0 0 th Data Set-up to Write End 0 0 0 th Data Set-up to Write End 0 0 0 th Data Set-up to Write End 0 0 0 th <	t _{PU} ^[31]	CE LOW to Power-Up	0		0		ns
t _{ABE} ^[28] Byte Enable Access Time 40 55 Write Cycle t _{WC} Write Cycle Time 40 55 t _{SCE} ^[28] CE LOW to Write End 30 45 t _{AW} Address Valid to Write End 30 45 t _{HA} Address Hold From Write End 0 0 t _{SA} ^[28] Address Set-up to Write Start 0 0 t _{PWE} Write Pulse Width 25 40 t _{SD} Data Set-up to Write End 20 30 t _{HD} Data Hold From Write End 0 0 t _{HZWE} ^[30, 31] RW LOW to High Z 15 25 t _{LZWE} ^[30, 31] RW LOW to High Z 15 25 t _{LZWE} ^[30, 31] RW HIGH to Low Z 0 0 t _{DDD} ^[32] Write Pulse to Data Delay 55 80 Busy Timing ^[33] Write Data Valid to Read Data Valid 55 80 Busy Timing ^[33] t _{BLA} BUSY LOW from Address Mismatch 30 45 t _{BHA} BUSY LOW from CE LOW <td></td> <td>CE HIGH to Power-Down</td> <td></td> <td>40</td> <td></td> <td>55</td> <td>ns</td>		CE HIGH to Power-Down		40		55	ns
Write Cycle t _{WC} Write Cycle Time 40 55 t _{SCE} ^[28] CE LOW to Write End 30 45 t _{AW} Address Valid to Write End 30 45 t _{HA} Address Hold From Write End 0 0 t _{SA} ^[28] Address Set-up to Write Start 0 0 t _{PWE} Write Pulse Width 25 40 t _{SD} Data Set-up to Write End 20 30 t _{HD} Data Hold From Write End 0 0 t _{HZWE} ^[30, 31] RW LOW to High Z 15 25 t _{LZWE} ^[30, 31] RW HIGH to Low Z 0 0 t _{WDD} ^[32] Write Pulse to Data Delay 55 80 t _{DDD} ^[32] Write Data Valid to Read Data Valid 55 80 Busy Timing ^[33] t _{BLA} BUSY LOW from Address Match 30 45 t _{BHA} BUSY LOW from CE LOW 30 45 t _{BHC} BUSY HIGH from CE HIGH 30 45 t _{BHC}		Byte Enable Access Time		40		55	ns
t _{SCE} [28] CE LOW to Write End 30 45 t _{AW} Address Valid to Write End 30 45 t _{HA} Address Hold From Write End 0 0 t _{HA} Address Set-up to Write End 0 0 t _{PWE} Write Pulse Width 25 40 t _D Data Set-up to Write End 20 30 t _{HD} Data Hold From Write End 0 0 t _{HD} Data Hold From Write End 0 0 t _{HZWE} [30, 31] RW LOW to High Z 15 25 t _{LZWE} [30, 31] RW HIGH to Low Z 0 0 t _{WDD} [32] Write Pulse to Data Delay 55 80 Busy Timing ⁽³³⁾ Write Data Valid to Read Data Valid 55 80 Busy Timing ⁽³³⁾ t _{BLA} BUSY LOW from Address Match 30 45 t _{BHA} BUSY HIGH from CE LOW 30 45 t _{BHC} BUSY HIGH from CE HIGH 30 45 t _{BHC} BUSY HIGH for Priority 5 5				I		<u> </u>	·
t _{SCE} [28] CE LOW to Write End 30 45 t _{AW} Address Valid to Write End 30 45 t _{HA} Address Hold From Write End 0 0 t _{SA} [28] Address Set-up to Write Start 0 0 t _{PWE} Write Pulse Width 25 40 t _D Data Set-up to Write End 20 30 t _{HD} Data Hold From Write End 0 0 t _{HD} Data Hold From Write End 0 0 t _{HZWE} [30, 31] R\overline{W} LOW to High Z 15 25 t _{LZWE} [30, 31] R\overline{W} HIGH to Low Z 0 0 t _{WDD} [32] Write Pulse to Data Delay 55 80 t _{DDD} [32] Write Data Valid to Read Data Valid 55 80 Busy Timing ⁽³³⁾ t _{BLA} BUSY LOW from Address Match 30 45 t _{BHA} BUSY HIGH from CE LOW 30 45 t _{BHC} BUSY HIGH from CE HIGH 30 45 t _{BHC} BUSY HIGH for Priority <td>t_{WC}</td> <td>Write Cycle Time</td> <td>40</td> <td></td> <td>55</td> <td></td> <td>ns</td>	t _{WC}	Write Cycle Time	40		55		ns
t _{AW} Address Valid to Write End 30 45 t _{HA} Address Hold From Write End 0 0 t _{SA} ^[28] Address Set-up to Write Start 0 0 t _{PWE} Write Pulse Width 25 40 t _{SD} Data Set-up to Write End 20 30 t _{HD} Data Hold From Write End 0 0 t _{HZWE} ^[30, 31] R/W LOW to High Z 15 25 t _{LZWE} ^[30, 31] R/W HIGH to Low Z 0 0 t _{WDD} ^[32] Write Pulse to Data Delay 55 80 t _{DDD} ^[32] Write Data Valid to Read Data Valid 55 80 Busy Timing ^[33] t _{BLA} BUSY LOW from Address Mismatch 30 45 t _{BHA} BUSY HIGH from Address Mismatch 30 45 t _{BLC} BUSY HIGH from CE LOW 30 45 t _{BHC} BUSY HIGH from CE HIGH 30 45 t _{WB} R/W HIGH after BUSY (Slave) 0 0 t _{WH} R/W HIGH after BUSY HIG	t _{SCF} ^[28]	CE LOW to Write End	30		45		ns
t _{HA} Address Hold From Write End 0 0 t _{SA} ^[28] Address Set-up to Write Start 0 0 t _{PWE} Write Pulse Width 25 40 t _{SD} Data Set-up to Write End 20 30 t _{HD} Data Hold From Write End 0 0 t _{HZWE} ^[30, 31] RW LOW to High Z 15 25 t _{LZWE} ^[30, 31] RW HIGH to Low Z 0 0 t _{WDD} ^[32] Write Pulse to Data Delay 55 80 t _{DDD} ^[32] Write Data Valid to Read Data Valid 55 80 Busy Timing ^[33] t _{BLA} BUSY LOW from Address Match 30 45 t _{BHA} BUSY HIGH from Address Mismatch 30 45 t _{BLC} BUSY LOW from CE LOW 30 45 t _{BHC} BUSY HIGH from CE HIGH 30 45 t _{PS} ^[34] Port Set-up for Priority 5 5 t _{WB} RW HIGH after BUSY HIGH (Slave) 0 0		Address Valid to Write End	30		45		ns
t _{SA} [28] Address Set-up to Write Start 0 0 t _{PWE} Write Pulse Width 25 40 t _{SD} Data Set-up to Write End 20 30 t _{HD} Data Hold From Write End 0 0 t _{HZWE} [30, 31] RW LOW to High Z 15 25 t _{LZWE} [30, 31] RW HIGH to Low Z 0 0 t _{WDD} [32] Write Pulse to Data Delay 55 80 t _{DDD} [32] Write Data Valid to Read Data Valid 55 80 Busy Timing[33] t _{BLA} BUSY LOW from Address Match 30 45 t _{BHA} BUSY LOW from Address Mismatch 30 45 t _{BLC} BUSY LOW from CE LOW 30 45 t _{BHC} BUSY HIGH from CE HIGH 30 45 t _{PS} [34] Port Set-up for Priority 5 5 t _{WB} RW HIGH after BUSY (Slave) 0 0 t _{WH} RW HIGH after BUSY HIGH (Slave) 20 35		Address Hold From Write End	0		0		ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Address Set-up to Write Start	0		0		ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		·	25		40		ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Data Set-up to Write End	20		30		ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Data Hold From Write End	0		0		ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		R/W LOW to High Z		15		25	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t _{1.7WE} [30, 31]	<u> </u>	0		0		ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t _{WDD} ^[32]	Write Pulse to Data Delay		55		80	ns
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	t _{DDD} ^[32]	Write Data Valid to Read Data Valid		55		80	ns
t _{BLA} BUSY LOW from Address Match 30 45 t _{BHA} BUSY HIGH from Address Mismatch 30 45 t _{BLC} BUSY LOW from CE LOW 30 45 t _{BHC} BUSY HIGH from CE HIGH 30 45 t _{PS} [34] Port Set-up for Priority 5 5 t _{WB} R/W HIGH after BUSY (Slave) 0 0 t _{WH} R/W HIGH after BUSY HIGH (Slave) 20 35]		<u> </u>		<u> </u>	I
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				30		45	ns
t_{BLC} \overline{BUSY} LOW from \overline{CE} LOW 30 45 t_{BHC} \overline{BUSY} HIGH from \overline{CE} HIGH 30 45 $t_{PS}^{[34]}$ Port Set-up for Priority 5 5 t_{WB} $\overline{R/W}$ HIGH after \overline{BUSY} (Slave) 0 0 t_{WH} $\overline{R/W}$ HIGH after \overline{BUSY} HIGH (Slave) 20 35		BUSY HIGH from Address Mismatch		30		45	ns
t_{BHC} \overline{BUSY} HIGH from \overline{CE} HIGH 30 45 $t_{PS}^{[34]}$ Port Set-up for Priority 5 5 t_{WB} R/\overline{W} HIGH after \overline{BUSY} (Slave) 0 0 t_{WH} R/\overline{W} HIGH after \overline{BUSY} HIGH (Slave) 20 35							ns
t _{PS} ^[34] Port Set-up for Priority 5 5 t _{WB} R/W HIGH after BUSY (Slave) 0 0 t _{WH} R/W HIGH after BUSY HIGH (Slave) 20 35	_			.			ns
t _{WB} R/W HIGH after BUSY (Slave) 0 0 t _{WH} R/W HIGH after BUSY HIGH (Slave) 20 35			5		5		ns
t _{WH} R/W HIGH after BUSY HIGH (Slave) 20 35							ns
('yyıı					-		ns
t _{BDD} ^[35] BUSY HIGH to Data Valid 30 40	t _{DDD} [35]			30		40	ns



Switching Characteristics for V_{CC} = 2.5V Over the Operating Range (continued)

	_	CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08		CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Interrupt Timing[33]		II.			
t _{INS}	INT Set Time		35		45	ns
t _{INR}	INT Reset Time		35		45	ns
Semaphore Timir	ng					
t _{SOP}	SEM Flag Update Pulse (OE or SEM)	10		15		ns
t _{SWRD}	SEM Flag Write to Read Time	10		10		ns
t _{SPS}	SEM Flag Contention Window	10		10		ns
t _{SAA}	SEM Address Access Time		40		55	ns

Switching Characteristics for V_{CC} = 3.0V Over the Operating Range

		CYDC ² CYDC ² CYDC ²	256B16, 128B16, 064B16, 128B08, 064B08	CYDC CYDC CYDC	256B16, 128B16, 064B16, 128B08, 064B08	Unit
		-	40	-4		
Parameter	Description	Min.	Max.	Min.	Max.	
Read Cycle				•		
t _{RC}	Read Cycle Time	40		55		ns
t _{AA}	Address to Data Valid		40		55	ns
t _{OHA}	Output Hold From Address Change	5		5		ns
t _{ACE} ^[28]	CE LOW to Data Valid		40		55	ns
tnoe	OE LOW to Data Valid		25		30	ns
t _{LZOE} [29, 30, 31]	OE Low to Low Z	1		1		ns
t _{HZOE} [29, 30, 31]	OE HIGH to High Z		15		15	ns
t _{LZCE} [29, 30, 31]	CE LOW to Low Z	1		1		ns
t _{HZCE} [29, 30, 31]	CE HIGH to High Z		15		15	ns
t _{PU} ^[31]	CE LOW to Power-Up	0		0		ns
t _{PD} ^[31]	CE HIGH to Power-Down		40		55	ns
t _{ABE} ^[28]	Byte Enable Access Time		40		55	ns
Write Cycle			1	1	1	1
t _{WC}	Write Cycle Time	40		55		ns
t _{SCE} ^[28]	CE LOW to Write End	30		45		ns
t _{AW}	Address Valid to Write End	30		45		ns
t _{HA}	Address Hold From Write End	0		0		ns
t _{SA} ^[28]	Address Set-up to Write Start	0		0		ns
t _{PWE}	Write Pulse Width	25		40		ns
t _{SD}	Data Set-up to Write End	20		30		ns
t _{HD}	Data Hold From Write End	0		0		ns




Switching Characteristics for V_{CC} = 3.0V Over the Operating Range (continued)

		CYDC CYDC CYDC	256B16, 128B16, 064B16, 128B08, 064B08	CYDC256B16, CYDC128B16, CYDC064B16, CYDC128B08, CYDC064B08		Unit
		-	40	-:		
Parameter	Description	Min.	Max.	Min.	Max.	
t _{HZWE} [30, 31]	R/\overline{W} LOW to High Z		15		25	ns
t _{LZWE} [30, 31]	R/W HIGH to Low Z	0		0		ns
t _{WDD} ^[32]	Write Pulse to Data Delay		55		80	ns
t _{DDD} [32]	Write Data Valid to Read Data Valid		55		80	ns
Busy Timing ^[33]						•
t _{BLA}	BUSY LOW from Address Match		30		45	ns
t _{BHA}	BUSY HIGH from Address Mismatch		30		45	ns
t _{BLC}	BUSY LOW from CE LOW		30		45	ns
t _{BHC}	BUSY HIGH from CE HIGH		30		45	ns
t _{PS} [34]	Port Set-up for Priority	5		5		ns
t _{WB}	R/W HIGH after BUSY (Slave)	0		0		ns
t _{WH}	R/W HIGH after BUSY HIGH (Slave)	20		35		ns
t _{BDD} ^[35]	BUSY HIGH to Data Valid		30		40	ns
Interrupt Timing	33]				•	
t _{INS}	INT Set Time		35		45	ns
t _{INR}	INT Reset Time		35		45	ns
Semaphore Timi	ng			•	•	
t _{SOP}	SEM Flag Update Pulse (OE or SEM)	10		15		ns
t _{SWRD}	SEM Flag Write to Read Time	10		10		ns
t _{SPS}	SEM Flag Contention Window	10		10		ns
t _{SAA}	SEM Address Access Time		40		55	ns




Switching Waveforms


Read Cycle No.1 (Either Port Address Access)^[36, 37, 38]



Read Cycle No.2 (Either Port CE/OE Access)[36, 39, 40]



Read Cycle No. 3 (Either Port) $^{[36,\ 38,\ 41,\ 42]}$



- Notes:

 36. R/W is HIGH for read cycles.

 37. Device is continuously selected CE = V_{IL} and UB or LB = V_{IL}. This waveform cannot be used for semaphore reads.


 38. OE = V_{IL}.

- 39. Address valid prior to or coincident with \overline{CE} transition LOW.


 40. To access RAM, $\overline{CE} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$, $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$, $\overline{SEM} = V_{IL}$.
- 41. R/W must be HIGH during all address transitions.
- 42. A write occurs during the overlap (t_{SCE} or t_{PWE}) of a LOW \overline{CE} or \overline{SEM} and a LOW \overline{UB} or \overline{LB} .



Write Cycle No.1: R/W Controlled Timing^[41, 42, 43, 44, 45, 46]



Write Cycle No. 2: $\overline{\text{CE}}$ Controlled Timing^[41, 42, 43, 48]



- 43. t_{HA} is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
 44. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t_{PWE} or (t_{HZWE} + t_{SD}) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{SD}. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short be placed on the bus for the required t_{SD}. If OE is filled until all row controlled write cycle, this requirement does not dpply and the limit part as the specified t_{PWE}.

 45. To access RAM, CE = V_{IL}, SEM = V_{IH}.

 46. To access upper byte, CE = V_{IL}, UB = V_{IL}, SEM = V_{IH}.


 To access lower byte, CE = V_{IL}, LB = V_{IL}, SEM = V_{IH}.

 47. Transition is measured ±0 mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested.


 48. During this period, the I/O pins are in the output state, and input signals must not be applied.



Semaphore Read After Write Timing, Either Side^[49, 50]



Timing Diagram of Semaphore Contention^[51, 52]



- 49. If the $\overline{\text{CE}}$ or $\overline{\text{SEM}}$ LOW transition occurs simultaneously with or after the $\overline{\text{RW}}$ LOW transition, the outputs remain in the high-impedance state.


- 50. CE = HIGH for the duration of the above timing (both write and read cycle).

 51. I/O_{0R} = I/O_{0L} = LOW (request semaphore); CE_R = CE_L = HIGH.


 52. If t_{SPS} is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.



Timing Diagram of Read with BUSY (M/S=HIGH)[53]



Write Timing with Busy Input (M/ \overline{S} = LOW)




Note: $53. CE_L = \overline{CE}_R = LOW.$




Busy Timing Diagram No.1 (CE Arbitration)

CE_L Valid First^[54]



Busy Timing Diagram No.2 (Address Arbitration)^[54]

Left Address Valid First




Note

54. If t_{PS} is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.



Interrupt Timing Diagrams



Notes:

55. t_{HA} depends on which enable pin $(\overline{CE}_L \text{ or } \overline{R/W}_L)$ is deasserted first. 56. t_{INS} or t_{INR} depends on which enable pin $(\overline{CE}_L \text{ or } R/\overline{W}_L)$ is asserted last.



Ordering Information

16k x16 1.8V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
40	CYDC256B16-40AXC	AZ0AB	100-pin Lead-free TQFP	Commercial
55	CYDC256B16-55AXC	AZ0AB	100-pin Lead-free TQFP	Commercial
55	CYDC256B16-55AXI	AZ0AB	100-pin Lead-free TQFP	Industrial

8k x16 1.8V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
40	CYDC128B16-40AXC	AZ0AB	100-pin Lead-free TQFP	Commercial
55	CYDC128B16-55AXC	AZ0AB	100-pin Lead-free TQFP	Commercial
55	CYDC128B16-55AXI	AZ0AB	100-pin Lead-free TQFP	Industrial

4k x16 1.8V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code Package Name		Package Type	Operating Range
40	CYDC064B16-40AXC	AZ0AB	100-pin Lead-free TQFP	Commercial
55	CYDC064B16-55AXC	AZ0AB	100-pin Lead-free TQFP	Commercial
55	CYDC064B16-55AXI	AZ0AB	100-pin Lead-free TQFP	Industrial

16k x8 1.8V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
40	CYDC128B08-40AXC	AZ0AB	100-pin Lead-free TQFP	Commercial
55	CYDC128B08-55AXC	AZ0AB	100-pin Lead-free TQFP	Commercial
55	CYDC128B08-55AXI	AZ0AB	100-pin Lead-free TQFP	Industrial


8k x8 1.8V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code Package Package Type		Package Type	Operating Range
40	CYDC064B08-40AXC	AZ0AB	100-pin Lead-free TQFP	Commercial
55	CYDC064B08-55AXC	AZ0AB	100-pin Lead-free TQFP	Commercial
55	CYDC064B08-55AXI	AZ0AB	100-pin Lead-free TQFP	Industrial



Package Diagram

100-Pin Thin Plastic Quad Flat Pack (TQFP) A100



All products and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

Document Title: CYDC256B16/CYDC128B16/CYDC064B16/CYDC128B08/CYDC064B08 1.8V 4k/8k/16k x 16 and 8k/16k x 8 ConsuMoBL Dual-Port Static RAM Document Number: 001-01638

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	385185	SEE ECN	YDT	New data sheet
*A	396697	SEE ECN	KGH	Updated ISB2 and ISB4 typo to mA. Updated tINS and tINR for -55 to 31ns.
*B	404777	SEE ECN	KGH	Updated I $_{OH}$ and I $_{OL}$ values for the 1.8V, 2.5V and 3.0V parameters V $_{OH}$ and V $_{OL}$ Replaced -35 speed bin with -40 Updated Switching Characteristics for V $_{CC}$ = 2.5V and V $_{CC}$ = 3.0V Included note 34
*C	463014	SEE ECN	HKH	Changed spec title to from "Consumer Dual-Port" to "ConsuMoBL Dual-Port" Cypress Internet Release
*D	505803	SEE ECN	HKH	Corrected typo in Features and Ordering Info sections. Cypress external web release.
*E	735537	SEE ECN	HKH	Corrected typo in Pg5 power supply section Updated tDDD timing value to be consistent with tWDD