TLCS-90 Series TMP90CM36

### **CMOS 8–Bit Microcontroller**

### TMP90CM36F/TMP90CM36T

#### 1. Outline and Characteristics

The TMP90CM36 is a high-speed, high performance 8-bit microcontroller developed for application in the control of various devices.

The TMP90CM36, CMOS 8-bit microcontroller, integrates an 8-bit CPU, ROM, RAM, A/D converter, D/A converter, multi-function timer/event counter, general-purpose serial interface, signal measure circuit, timing pulse generation circuit and PWM output in a single chip, and with which external program memory and data memory can be extended up to 31KB.

The TMP90CM36F is a device with an 80-pin flat package.

The TMP90CM36T is a device with an 84-pin QF (PLCC) package.

The following are the features of the TMP90CM36:

- (1) Highly efficient instruction set: 167 basic instructions Division and multiplication instructions, 16-bit operation instructions and bit operation instructions
- (2) Minimum instruction executing time: 250ns (at 16MHz oscillation frequency)
- (3) Built-in ROM: 32K bytes(4) Built-in RAM: 1K bytes
- (5) Memory extension capabilityExternal program memory: 31K bytesExternal data memory: 31K bytes
- (6) Interrupt functions: 18 internal, 5 external

- (7) 8-bit A/D converter (8 channels)
- (8) 8-bit D/A converter (2 channels)
- (9) 12-bit D/A conversion (pulse width change of tone) output (2 channels)
- (10) General-purpose serial interface mode (3 channels)
  - With asynchronous mode and I/O interface mode (1 channel)
  - With synchronous mode (1 channel)
  - I/O interface mode (1 channels)
- (11) Timer function
  - (1) 20-bit time base counter
  - (2) 24-bit capture with 4 step FIFO
  - (3) 24-bit timing pulse generation circuit (2 channels) (Comparator data 16-bit + timing output 8-bit) x 4 step FIFO
  - (4) 16-bit timer/event counter (1 channel)
    - ----- Built-in 2 capture register and 2 comparator
  - (5) 8-bit timer (4 channels)
    - ----- Built-in 1 comparator in each channel
  - (6) Watchdog timer function (WDTOUT pin having)
- (12) I/O ports: MAX64 pins
- (13) HDMA function (2 channels) ----- 1 byte transmission: 1.75µs (@16.0MHz)
- (14) Software standby function ----- RUN, STOP, IDLE modes

Hardware standby function ----- STOP mode

The information contained here is subject to change without notice

The information contained herein is presented only as guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. These TOSHIBA products are intended for usage in general electronic equipments, communication equipment, measuring equipment, domestic electrification, etc.) Please make sure that you consult with us before you use these TOSHIBA products in equipments which require high quality and/or reliability, and in equipments which could have major impact to the welfare of human life (atomic energy control, spaceship, traffic signal, combustion control, all types of safety devices, etc.). TOSHIBA cannot accept liability to any damage which may occur in case these TOSHIBA products were used in the mentioned equipments without prior consultation with TOSHIBA.




Figure 1. TMP90CM36 Block Diagram

# 2. Pin Assignment and Functions

### 2.1 Pin Layout Diagram

The assignment of input/output pins for TMP90CM36, their name and outline functions are described below.

Figure 2.1 (1) shows the pin assignment of TMP90CM36F.




Figure 2.1 (1). Pin Assignments (Flat Package)

Figure 2.1 (2) shows the pin assignment of TMP90CM36T.




Figure 2.1 (2). Pin Assignments (QFJ (PLCC) Package)

# 2.2 Pin Names and Functions

The names of input/output pins and their functions are

described below. Table 2.2 Shows the input/output Pin Names and Functions.

Table 2.2. Pin Names and Functions (1/4)

Pin name	No. of pins	I/O or tristate	Function
P00~P07	8	I/O	Port 0 : An 8-bit I/O port. Each bit can be set for input or output.
/AD0~AD7		Tristate	Address/data bas: Operates as an 8-bit bi-directional address bus or data bus when using external memory. Operates port when built-in memory used.
P10~P17	8	I/O	Port1: An 8-bit I/O port. Each bit can be set for input or output.
/A8~A15		Output	Address bus: Operates as the 8 upper bits of the address bus when using external memory.  Operates port when built-in memory used.
P20~P27 /TPG00~	8	I/O	Port2: An 8-bit I/O port. Each bit can be set for input or output.
TPG07 (TPG14~ TPG17)		Output Tristate	TPG0 output: Operates of the TPG00~TPG07 output pin. 4 upper bits are shared in TPG14~TPG17. Operates as Reset at once of the 3 state condition. Operates output condition of agreement for output data write and comparator data.
P30	1	Output	Port30: A 1-bit output port.
/RD			Read: Strobe signal output for reading external memory.
P31	1	Output	Port31: A 1-bit output port.
∕WR			Write: Strobe signal output for writing external memory.
P32, P33	2	I/O	Port32, Port33: A 2-bit I/O port. Each bit can be set for input or output.
/PWM0, PWM1		Output Tristate	Motor control output : PWM0/1 motor control output pin.
P40~P43	4	I/O	Port40~43: A 4-bit I/O port. Each bit can be set for input or output.
/TPG10~ TPG13		Output Tristate	TPG1output: Operates of the TPG10~TPG13 output pin. TPG14~TPG17 are shared in TPG04~07. Operates as Reset at once of the 3 state condition. Operates output condition of agreement for output data write and comparator data.

Table 2.2. Pin Names and Functions (2/4)

Pin name	No. of pins	I/O or tristate	Function
P44~P47 /CAP0~	4	I/O	Port44~47: A 4-bit I/O port. Each bit can be set for input or output.
CAP3		Input	Capture input : CAP0~CAP3 input pin.
P50	1	I/O	Port50: A 1-bit I/O port.
/EXIN		Input	Time base counter to external clock input pin.
P51	1	I/O	Port51: A 1-bit I/O port.
/ТО4		Output	Timer Output4: Timer 4 output pin.
P52	1	1/0	Port52: A 1-bit I/O port.
/ТО5		Output	Timer Output5: Timer 5 output pin.
P53	1	I/O	Port53: A 1-bit I/O port.
/INT1		Input	Interrupt request pin1: A rising/falling edge programmable interrupt request pin.
/TI4		Input	Timer input4: Timer 4 counter input pin.
P54	1	I/O	Port54: A 1-bit I/O port.
/INT2		Input	Interrupt request pin2: A rising edge interrupt request input pin.
/TI5		Input	Timer input5: Timer 5 counter input pin.
P55	1	1/0	Port55: A 1-bit I/O port.
/TO1/WAIT		Output /	Timer output0/1: Timer 0 or timer 1 output.  / Wait: Input pin for connecting a memory or peripheral LSI with delayed access time.
P56	1	I/O	Port56: A 1-bit I/O port.
/TI2		Input	Timer input2/3: Timer 2 or Timer 3 counter input pin.
/INT3		Input	Interrupt request pin3: A rirising edge interrupt request input pin.
P57	1	I/O	Port57: A 1-bit I/O port.
/ТОЗ		Output	Timer Output2/3: Timer 2 or Timer 3 output.
NMI	1	Input	Non-maskable Interrupt request pin: A falling edge interrupt request pin (Sctimitt input).
/DAOUT0, DAOUT1	2	Output	D/A Output: D/A converter 0/1 analog current output pin.

Table 2.2. Pin Names and Functions (3/4)

Pin name	No. of pins	I/O or tristate	Function
AVCC	1	Input	Reference Voltage to A/D converter.
AVSS	1	Input	GND pin for A/D converter (0V).
P60~P67	8	Input	Port60~67: An 8-bit input ports.
/AN0~AN7			Analog input: 8 analog inputs to A/D converter.
vcc	2	Input	Power supply pin ( + 5V).
VSS	3	Input	GND pin (0V).
P70	1	I/O	Port70: A 1-bit I/O port.
/RXD0		Input	Serial channel 0 receive data input pin.
P71	1	I/O	Port71: A 1-bit I/O port.
/TXD0		Output	Serial channel 0 send data output pin.
P72	1	I/O	Port72: A 1-bit I/O port.
/RXD1		Input	Serial channel 1 receive data input pin.
P73	1	I/O	Port73: A 1-bit I/O port.
/SCLK1		I/O	Serial clock I/O : External clock for SCLK1 do input or send clock for internal boudrate generator do output when I/O interface mode is condition.
/CTS1		Input	CTS1 input pin: Serial data send possible signal (Clear To Send).
P74	1	I/O	Port74: A 1-bit I/O port.
/TXD1		Output	Serial channel 1 send data output pin.
P75	1	I/O	Port75: A 1-bit I/O port.
/RXD2		Input	Serial channel 2 receive data input pin.
P76	1	1/O	Port76: A 1-bit I/O port.
/SCLK2		I/O	Serial clock I/O: External clock for SCLK2 do input or send clock for internal boudrate generator do output when I/O interface mode is condition.
P77	1	1/0	Port77: A 1-bit I/O port.
/TXD2		Output	Serial channel 2 send data output pin.
RESET	1	Input	Reset: Reset input pin to initialize the TMP90CM36.

Table 2.2. Pin Names and Functions (4/4)

Pin name	No. of pins	I/O or Tristate	Function						
CLK	1	Output	Clock output: Output 1/4 frequency of the clock oscillation. Pulled up during reset.						
X1, X2	2	I/O	The crystal oscillator connectopn pin.						
ĒĀ	1	Input	External access: Connects to the Vcc pin when the TMP90CM36 built-in ROM is used.						
P80	1	Output	Port80: A 1-bit output port.						
/WDTOUT		Output	Wachdog out: Operates WDTOUT output pin when watchdog timer register is D1 = 1						
P81	1	Input	Port81: A 1-bit input port.						
/INT0		Input	Interrupt request pin0: A level/rising edge programmable interrupt request pin.						
P82	1	Input	Port82: A 1-bit input port.						
/STBY		Input	Hardware standby input pin (schmitt input).						
P83	1	Output	Port83: A 1-bit output port.						
/ALE		Output	Address latch enable : The falling edge of this signal is used for latching addresses on AD0-AD7 when accessing external memory.						

# 3. Operation

This section explains the functions and basic operations of the TMP90CM36 in blocks.

#### 3.1 CPU

The TMP90CM36 has a built-in high performance 8 bit CPU. For the operation of the CPU, see the book TLCS 90 Series CPU Core Architecture.

This section explains the CPU functions unique to the TMP90CM36 that are not explained in that book.

#### 3.1.1 Reset

Figure 3.1 (1) shows the basic timing of reset.

To reset the TMP90CM36, it is required that the power supply voltage is within operating range, the internal oscillator is stably functioning, and RESET input be kept at "0" for at least 10 system clocks (10 states: 2 microseconds with 10MHz system clock)

When a reset is accepted, among I/O common ports, port 0 (address data bus A0 - A7), port 1 (address data bus A8 - A15) and port 2 are set to input status (with high impedance). Output ports P30 (RD) and P31 (WR) and CLK are set to "1" and ALE (P83) is cleared to "0".

CPU registers and external memory are not changed. However, program counter PC and interrupt enable/disable flag IFF are cleared to "0". The A register becomes undefined.

When the reset is released, instruction execution starts from address 0000H.




Figure 3.1 (1). Reset Timing of TMP90CM36

# 3.1.2 EXF (Exchange Flag)

The exchange flag EXF is inverted when the EXX instruction is executed to exchange data between the TMP90CM36 main

registers and auxiliary registers. This flag is assigned to bit 7 at memory address FFE1H.

IRF1 (FFE1H)

	7	6	5	4	3	2	1	0
bit Symbol	EXF	_	IRFT5	IRFT4	IRFT3	IRFT2	IRFT1	IRFT0
Read/Write	R					R		
After reset	Un-deFined		0	0	0	0	0	0
Function	Inverts each times the EXX instructio n is executed				•	Request Flag rrently requ	-	

# 3.1.3 Wait Control

to bits 4 and 5 at memory address FFB4H.

For the TMP90CM36, a wait control register (WAITC) is assigned

P5FR (FFB4H)

	7	6	5	4	3	2	1	0
bit Symbol	EXINE	-	WAITC1	WAITC0	TO5S	T04S	T03S	TO15
Read/Write	R/W		R/W	R/W		R/	w	
After reset	0		0	0	0	0	0	0
Function	P50 Control 0: Port 1: EXIN		WAIT Cont 00: 2 sta 01: norn 10: non 11: -	ite wait nal Wait			P57 Control 0: Port 1: TO3	P55 Control 0: Port 1: TO1

### 3.2 Memory Map

The TMP90CM36 can provide a maximum 64K byte program memory and data memory.

The program and data memories may be allocated to the addresses 0000H ~ FFFFH.

#### (1) Built-in ROM

The TMP90CM36 has an internal 32K byte ROM. This ROM is located at addresses 0000H ~ 7FFFH. Program execution starts from address 000H after a reset operation.

Addresses  $0008H \sim 0078H$  in the internal ROM area are used as the interrupt processing entry area.

### (2) Built-in RAM

The TMP90CM36 contains a 1K byte built-in RAM which is allocated to the addresses FBA0H ~ FF9FH.

The CPU can also access some portions of the RAM (160 byte area FF00H ~ FF9FH) using short instruction codes in the direct addressing mode.

## (3) Built-in I/O

The TMP90CM36 uses 96 bytes of the address space as a built-in I/O area. The area is allocated to the addresses FFA0H ~ FFFFH. The CPU can access the built-in I/O using short instruction codes in the direct addressing mode.

Figure 3.2 shows the memory map and the access ranges of the CPU for each addressing mode.




Figure 3.2. Memory Map

#### 3.3 Interrupt Functions

The TMP90CM36 has a general-purpose interrupt processing routine for responding to both internal and external interrupt request, and a high-speed micro DMA (HDMA) processing mode in which the CPU automatically transfers data.

Immediately after a reset is released, all responses to

interrupt requests are set to the general-purpose interrupt processing mode.

The high-speed DMA processing mode can be set by loading a vector value to the DMAV 0/1 register.

Figure 3.3 (1) shows the interrupt response flow.




Figure 3.3 (1). Interrupt Response Flow

When an interrupt request is generated, this is reported to the CPU via the built-in interrupt controller. If the request is for a non-maskable interrupt or an enabled maskable interrupt, the CPU starts interrupt processing. If for a disabled maskable interrupt, the request is ignored and not received.

If the interrupt is received, the CPU first reads the interrupt vector from the built-in interrupt controller to determine the source of the interrupt request.

Next, a check is made as to whether this request is for general-purpose interrupt processing, micro DMA processing or high-speed DMA (HDMA) processing, and then the corresponding processing is performed.

The interrupt vector is read in an internal operation cycle so the bus cycle becomes a dummy cycle.

#### 3.3.1 General-Purpose Interrupt Processing

Figure 3.3 (2) shows the general-purpose interrupt processing flow.

The CPU first saves the contents of the program counter PC and register AF (including the interrupt enable/disable flag IFF immediately before an interrupt) to the stack and then

resets the interrupt enable/disable flag IFF to "0" (interrupt disable). Finally, the interrupt vector contents [V] are transferred to the program counter and a jump is made to the interrupt processing program.

There is a 20-state overhead from the time when the interrupt is received until the jump is made to the interrupt processing program.




Figure 3.3 (2). General-Purpose Interrupt Processing Flow

Interrupt processing program is ended with the RETI instruction for both maskable and non-maskable interrupts.

Executing this instruction restores the program counter PC and register AF contents from the stack. (Resets the interrupt enable/disable flag immediately before an interrupt.)

When the CPU reads the interrupt vector, the interrupt request source confirms that the interrupt has been received and then clears the interrupt request. Non-maskable interrupts cannot be disabled by program. Maskable interrupts, however, can be enabled and disabled by program. Bit 5 of CPU reg-

ister F is an interrupt enable/disable flipflop (IFF). Interrupts are enabled by setting this bit to "1" with the EI (interrupt enable) instruction and disabled by resetting this bit to "0" with the DI (interrupt disable) instruction. IFF is reset to "0" by resetting and when an interrupt is received (including non-maskable interrupts).

The El instruction is actually executed after the next instruction is executed.

Table 3.3 (1) shows the interrupt sources.

Table 3.3 (1) Interrupt Sources

Prio- rity sea-	Туре	Interrupt	Interrupt vector	General purpose interrupt	Interrupt so	ources	Comments
uence	.,,,,,	name	value	processing start address	Internal	External	Comments
1	Non	SWI instruction	10H	0010H	0	_	-
2	maskable	NMI	18H	0018H	-	NMI pin	-
3		INTWD	20H	0020H	WDT	_	-
4		INT0	28H	0028H	-	INT0 pin	External 0
5		INTCAP	30H	0030H	Capture Input	_	Capture
6		INTTPG0	38H	0038H	TPG0	_	TPG
7		INTTPG1	40H	0040H	TPG1	_	TPG
8		INTRX0	48H	0048H	Serial receive and	_	SIO
9		INTTX0	50H	0050H	Serial send end	_	SIO
10	maskable	INTT0	58H	0058H	Timer 0	_	Timer
11		INTT1	60H	0060H	Timer 1	_	Timer
12		INTT2	68H	0068H	Timer 2	_	Timer
13		INTAD	70H	0070H	AD	_	AD
14		INTT3	78H	0078H	Timer 3	_	Timer
15		INTT4	80H	0080H	Timer 4	_	Timer
16		INT1	88H	0088H	-	INT1 pin	External 1
17		INTT5	90H	0090H	Timer 5	_	Timer
18		INT2	98H	0098H	-	INT2 pin	External 2
19		INTRX1	A0H	00A0H	Serial receive and	_	SIO
20		INTTX1	A8H	H8A00	Serial send end	_	SIO
21		INT3	вон	00B0H	-	INT3 pin	External 3
22		INTRX2	ввн	00B8H	Serial receive and	-	SIO
23		INTTX2	СОН	00C0H	Serial send end	_	SIO

The "priority sequence" shown in Table 3.3 (1) indicates the sequence in which interrupt sources are received by the CPU when multiple interrupt requests are generated simultaneously.

For example, if interrupt requests with the priority sequences 4 and 5 are generated simultaneously, the CPU will receive the interrupt request with priority sequence 4 first. When processing of the interrupt with priority sequence 4 is ended with the RETI instruction, the CPU will then receive the interrupt with priority sequence 5.

If the interrupt processing program for the priority

sequence 4 interrupt is interrupted by executing the El instruction, the CPU will receive the priority sequence 5 interrupt request. When multiple interrupt requests are generated simultaneously, the built-in interrupt controller only determines the priority sequence of the interrupt sources received by the CPU. There is no function to compare the priority sequence of the interrupt currently being processed and the interrupt currently being requested.

Another interrupt can be enabled while another interrupt is being processed by resetting the interrupt enable/disable flag IFF to enable.

## 3.3.2 High-Speed Micro DMA Processing

The TMP90CM36 has two built-in DMA channels called HDMA.

HDMA has three times the processing capacity of  $\mu$ DMA and is used for high-speed data transfers. HDMA execution time (decrease the value of transfer number and the value is

not "0" data) is 14 states, regardless of whether the 1-byte transfer mode or 2-byte transfer mode is used. HDMA and micro DMA (the TMP90CM36 has not the micro DMA) transfer speeds.

Table 3.3 (3) shows the high-speed micro.

Table 3.3 (3) Transfer Speeds

fxtal (MHz)	HDMA	Micro DMA	
10	2.8 μs	9.2 μs	* At 1 byte transfer
12.5	2.24 μs	7.36 μs	mode.
16	1.75 μs	5.75 μs	


Table 3.3 (4) Shows the DHMA Functions

Number of channels	2
Transfer speed	14 states (for 1 byte) or 18 states (for 2 bytes)
Start method	By interrupt (all external and internal interrupt sources)
Transfer mode	1-byte transfer or 2-byte transfer
Address output method	Dual address (source/destination)
Access area	0~8M-byte memory area (64k-byte units)

## (1) HDMA Setting Registers

HDMA operation.


The following describes the registers required for



Sets the number of bytes to be transferred.

The set value is decremented (-1) for each HDMA started. A generation purpose interrupt is when the value reaches "0".

(d) DMAM0, 1: transfer mode register (8-bit)




This register determines the HDMA transfer mode.

The bits of this register are as shown in the table above.

The source and destination addresses shown here are the addresses loaded to DMAS0, 1 and DMAD0, 1 above.

#### Example 1: $\times \times \times 00001$

Transfers 1 byte, fixes transfer source address (DMASO, 1), and increments the transfer destination address after each transfer.



Note: It is ineffective to set decrement for a destination address when a source address being increment; and to set increment for a destination address when a source address being decrement.

#### (e) DMAV0, 1: DMA vector register

DMAV0		7	-	6	:	5	:	4		3	2	1	0
	bit Symbol	DV07		DVO6		DV05		DV04		DV03	DV02	DV01	DV00
(FFE8H)	Read/Write								w				
	Resetting Value	0		0		0		0		0	0	0	0

		7	6	5		4	3	2	1	0	
	bit Symbol	DV17	DV16	DV1	5	DV14	DV13	DV12	DV11	DV10	
(FFEBH)	Read/Write	W									
	Resetting Value	0	0	0		0	0	0	0	0	

HDMA is started by interrupts. Consequently, the vector address of the interrupt that assigns HDMA start is loaded to the DMA vector register (DMAV0/1).

HDMA compares the interrupt vector and the contents of this register. If they match, HDMA operation starts.

It is necessary to set the vector address before generating the interrupt that starts HDMA.

### (2) Register Loading

- (a) DMASO, 1
  DMADO, 1
  Loaded with the LDC instruction.

  DMACO, 1
  DMAMO, 1

  (\* The LDC instruction is a new TLCS-90 instruction.)
- (b) DMAV0, 1 Load the input / output address with the LD instruction. (See the separate address map concerning input / output addresses.)

# (3) HDMA Start

HDMA can be started by any of the following TMP90CM36 maskable interrupt sources

- (a) Internal start factors
  - SWI (software)
  - All internal I/O interrupts

Assign starting of HDMA channel 0 or channel 1 to the INT0 - INT3 external interrupts, connect any of the bits of ports 0 - 8 (output mode) externally to INT0 - INT3 to generate a start interrupt.

- (b) External start factors
  - $\overline{\text{NMI}}$  pin
  - INT0 ~ 3 pin

(4) HDMA Channel 0 and Channel 1 Priority Sequence

The channel where an interrupt is generated first has priority.

Note: HDMA, regardless of an interrupt enable flag, compares the vector and the values of the DMA V0/1 register. If they match in El mode, the HDMA starts.

Do not write the vector value of the non-maskable interrupt to the DMA V0/1 register. If doing so, the HDMA does not operate normally. To stop the HDMA from being started, set DI mode before generating the interrupt to start the HDMA, or set the DMA V0/1 register to 00H.

## (5) HDMA Operation Flow






Figure 3.3 (6). HDMA Operation Flow

18

# (6) HDMA Operation Timing





#### 3.3.3 Interrupt Controller

Figure 3.3 (9) shows an abbreviated interrupt circuit diagram. The left half of this diagram shows the interrupt controller and the right half shows the CPU interrupt request signal circuit and hold release circuit.

The interrupt controller has an interrupt request flipflop and interrupt enable/disable flag for each interrupt channel (total: 23 channels), and a micro DMA enable/disable flag. The interrupt request flipflop latches interrupt requests that arrive from the periphery. This flipflop is reset to "0" when there is a reset, when the CPU receives an interrupt and reads the vector of that interrupt channel, and when an instruction that clears the interrupt request (writes "vector value/8" to memory address FFEOH) for that channel is executed.

LD (0FFE0H), 60H/8

For example, when LD (0FFE0H), 60H/8 is executed, the interrupt request flipflop for the interrupt channel [INTT1] with the vector value 38H is reset to "0" (to clear the flipflop, also write to address FFC9H when the interrupt request flag is assigned to FFE1H and FFE2H).


Table 3.3 (5) shows the "interrupt vector value/8" values. The status of the interrupt request flipflop can be determined by reading memory address FFC9H, FFCAH or FFCBH. "0" means no interrupt request and "1" means an interrupt request. Figure 3.3 (8) shows the bit layout when the interrupt request flipflop is read.

Table 3.3 (4) Interrupt Vector Value/8 Values

	Priori seque		Туре		Interrup function na		Interrupt vect value	or Vec	tor value ÷ 8			
	1				SWI Instruc	tion	10H					
	2		Non Mask	able	NMI		18H					
	3				INTWD		20H					
	4				INT0		28H		05H			
	5				INTCAP	•	30H		06H			
	6				INTTPG	)	38H		07H			
	7				INTTPG	1	40H		08H			
	8				INTRX0	ŀ	48H		09H			
	9				INTTX0	1	50H		0AH			
	10				INTT0		58H		овн			
	11				INTT1		60H		0СН			
	12				INTT2		68H		0DH			
	13				INTAD		70H		0EH			
	14		Maskat	ole	INTT3		78H		0FH			
	15				INTT4		80H		10H			
	16				INT1		88H		11H			
	17				INTT5		90H		12H			
	18				INT2		98H		13H			
	19				INTRX1		A0H		14H			
	20				INTTX1		A8H		15H			
	21				INT3		вон		16H			
	22				INTRX2		B8H		17H			
	23				INTTX2		СОН		18H			
		7	6	5	4		3 2	1	0			
	bit Symbol	IRF3	IRF2	IRF	1 IRFAD	IRFT	PG1 IRFTPG0	IRFCAP	IRF0			
IRFO (FFEOH)	Read/Write			R (O	nly IRF Clear Co	ode ca	n be written)					
(11 LO11)	After reset	0	0	0	0	<del></del>	0 0	0	0			
					Interrupt R		-					
	Function		(	IRF is cla	1: Interrup		esteu ng IRF clear code)					
				11.13 CI								
								→ INTO → INTC → INTT! → INTT! → INTT	PG0 request fla PG1 request fla D request fla			
								→ INT1	request fla			
								→ INT2 → INT3	request fla request fla			
								- 11413	requestria			

Note: The specified interrupt request flipflop is cleared by writing  $\lceil$  vector value/8  $\rfloor$  to memory address FFE0H.

Figure 3.3 (5). Interrupt Request Flipflop Read (1/2)






Figure 3.3 (6). Interrupt Request Flipflop Read (2/2)




Figure 3.3 (7). Interrupt Controller Block

The interrupt enable/disable flags for each interrupt request channel are assigned to memory addresses FFE3H - FFE5H.

Interrupts are enabled for a channel by setting the flag to "1". The flags are reset to "0" by reseting.

Interrupt	Common Terminal	Mode	How to set
INTO	P81	Level	INTE2 <edge> = 0</edge>
		Rise edge	INTE2 <edge> = 1</edge>
INT1	P53	Rise edge	T4MOD <capm1, 0=""> = 0, 0 or 0, 1 or 1, 1</capm1,>
		Fall edge	T4M0D <capm1, 0=""> = 1, 0</capm1,>
INT2	P54	Rise edge	-
INT2	P56	Rise edge	-

For the pulse width for external interrupt, refer to "4.7 Interrupt Operation".

Be careful that the following five are exceptional circuits.

INTO Level mode	As the INTO is not an edge type interrupt, the interrupt request flipflop is cancelled, and thus an interrupt request from peripheral devices passes through S input of the flipflop to become Q output. When the mode is changed over (from edge type to level type), the previous interrupt request flag will be cleared automatically.
	When the mode is changed from level to edge, the interrupt request flag set in the level mode is not cleared. Thus, use the following sequence to clear the interrupt request flag.
	DI SET 6, (0FFE5H): Switch the mode from level to edge LD (0FFE0H), FEH: Clear interrupt request flag EI
INTRX1, INTRX2	The interrupt request flipflop cannot be cleared only by reset operation or reading the serial channel receiving buffer, and cannot be cleared by an instruction.




Figure 3.3 (8). Interrupt Enable Flags




Figure 3.3 (9). Interrupt Processing Flow Chart

## 3.4 Standby Functions

When a HALT instruction is executed, TMP90CM36 enters the RUN, IDLE1 or STOP mode according to the contents of the halt mode setting register. The features are shown below.

- (1) Run: Only the CPU halts, power consumption remains unchanged.
- (2) IDLE: Only the internal oscillators operate, while all other internal circuits halt. Power consumption is 1/10 or less than that during normal operation.
- (3) STOP: All internal circuits halt, including the internal oscillator. Power consumption is extremely reduced.

The HALT mode setting register WDMOD <HALTM1, 0> is assigned to bits 2 and 3 memory address FFECH in the built-in I/O register area (all other bits are used to control other block functions). The RUN mode ("00") is entered by reseting.

These HALT states can be released by requesting an interrupt or resetting. Table 3.4 (2) shows how to release the HALT state. If the CPU is in the EI state for non-maskable or maskable interrupt, the interrupt will be acknowledged by the CPU and the CPU starts interrupt processing. If the CPU is in the DI state fro maskable interrupt, the CPU starts the execution from the instruction following HALT instruction, but the interrupt request flag remains at "1".

Even when HALT state is released by reset operation, the state (including the built-in RAM) just before entering the HALT can be retained. However, if HALT instruction has already been executed in the built-in RAM, the RAM contents may not be retained.




Figure 3.4 (1). HALT Mode Setting Register

## **3.4.1 RUN Mode**

Figure 3.4 (2) shows the timing for releasing the HALT state by an interrupt during RUN mode. In the RUN mode, the system clock inside MCU does not stop even after HALT instruction

has been executed; the CPU merely stops executing instructions. Accordingly, the CPU repeats dummy cycle until HALT state, interrupt requests are sampled at the fall edge of CLK signal.




Figure 3.4 (2). HALT Release Timing Using Interrupts in RUN Mode

## 3.4.2 IDLE1 Mode

Figure 3.4 (3) shows the timing used for releasing the HALT mode by interrupts in the IDLE1 mode.

In the IDLE1 mode, only the internal oscillator operates, the system clock inside MCU stops and CLK signal is fixed to "1".

In the HALT state, interrupt requests are sampled asynchronously with the system clock but sampling is performed synchronously with the system clock, whereas the HALT release (restart of operation) is performed synchronously with it




Figure 3.4 (3). HALT Release Timing Using Interrupts in the IDLE1 Mode

### 3.4.3 STOP Mode

Figure 3.4 (4) shows the timing of HALT release caused by interrupts in STOP mode.

In the STOP mode, all interval circuits stop, including internal oscillator. When the STOP mode is activated, all pins except special ones are put in the high-impedance state, isolated from the internal operation of MCU. Table 3.4 (1) shows the state of each pin in the STOP mode. However, if WDMOD <DRVE> (drive enable: bit 0 of memory address FFECH) of th built-in I/O register is set to "1", the pre-halt state of the pins can be retained. The register is cleared to "0" by reset operation.

When the CPU accepts an interrupt request, the internal oscillator first restarts. However, to get the stabilized oscillation, the system clock starts its output after the time set by warming up counter has passed. WDMOD <WARM> (warming up: bit 4 at memory address FFECH) is used to set up the warming up time. Warming up is executed for  $2^{14}$  clock oscillation time when this bit is set to "0", while  $2^{16}$  clock oscillation time when set to "1". This bit is cleared to "0" by reset operation.




Figure 3.4 (4). HALT Release Timing Using Interrupts in STOP Mode

The internal oscillator can also be restarted by inputting the RESET signal "0" to the CPU.

However, the warming up counter remains inactive in order to make the CPU rapidly operate when the power is turned on. Accordingly, wrong operation may occur due to

unstable clocks immediately after the internal oscillator has restarted. To release the HALT state by resetting in the STOP mode, RESET signal must be kept at "0" for a sufficient period of time.

Table 3.4 (1) State of Pins in STOP Mode

	1		
	I/O	DRVE = 0	DRVE = 1
P00 ~ P07	Input Mode Output Mode		Input Output
P10 ~ P17	Input Mode Output Mode	-	Input Output
P20 ~ P27	Input Mode Output Mode	-	Input Output
P30 ~ P31	Input Mode Output Mode	-	Input Output
P32 ~ P33	Input Mode Output Mode	-	Input Output
P40 ~ P47	Input Mode Output Mode	-	Input Output
P56 ~ P57	Input Mode Output Mode	-	Input Output
P60 ~ P67	Input Mode	-	-
P70 ~ P77	Input Mode Output Mode	– Output	Input Output
NMI DAOUTO DAOUT1 NMI CLK X1 X2 EA	Input Mode Output Mode Output Mode Input Mode Output Mode Input Mode Input Mode Input Mode Output Mode Input Mode	Input 0V 0V Input "1" Input	Input OV OV Input "1" Input
P80 (WDTOUT) P81 (INT0) P82 (STBY) P83 (ALE)	Output Mode Input Mode Input Mode Output Mode	Input Input —	Output Input Input Output

Indicates that input mode/input pin cannot be used for input and that the output mode/ output pin have been set to high impedance.

Input: Input is enabled.

Input: The input gate is operating. Fix the input voltage at either "0" or "1" to prevent the pin floating. Output: Output status.

Table 3.4 (2) I/O Operation Release in HALT Mode

HALT mode		RUN	IDLE1	STOP		
WDMOD <haltm1,0></haltm1,0>		00	10	01		
	CPL	J		Halt		
0	1/0	port	Retains the state when HALT instruction is executed.		See Table 3.4 (1)	
p	8-bi	it timer				
	16-1	oit timer				
a	Tim	e Base Counter				
l t	Capture circuit					
n	Tim	ming pulse generation		Halt		
g	Wat	tchdog timer	Operation			
b	PW	M Output				
0	Seri	al interface				
c	A/D	converter				
k	D/A	converter				
	Inte	errupt controller				
		NMI	0	0	0	
		INTWD	0	_		
		INT0	0	0	0	
	i n t e r	INTCAP	0	<del>_</del>	_	
١.,.		INTTPG0	0			
H		INTTPG1	0	_		
L		INTRX0	O	_		
'		INTTX0	0			
r		INTT0	0	_		
e		INTT1	0		<del>-</del>	
e		INTT2	0	<del>-</del>		
a s		INTAD	0	_	<del>-</del>	
i n		INTT3	0			
g		INTT4	0		_	
s		INT1	0		_	
0		INTT5	0			
u r	р	INT2	0	_		
c	t	INTRX1	0		_	
е		INTTX1	0	_		
		INT3	0		_	
		INTRX2	0			
		INTTX2	- 0			
		INTTX2	0			
	INTTBC		0			
L	Reset		0	0	0	

Can be used for HALT release
 Cannot be used for HALT release

# 3.5 Function of Ports

The TMP90CM36 contains total of 64 I/O port pins. These port pins function not only as the general-purpose I/O ports

but also as the I/O ports for the internal CPU and built-in I/O. Table 3.5 shows the functions of these port pins.

**Table 3.5 Functions of Ports** 

name	Pin name	NO. of pins	Direction	Direction Setting unit	Direction setting unit	Pin mane for internal function
Port 0	P00~P07	8	I/O	Bit	Input	AD0~AD7
Port 1	P10~P17	8	I/O	Bit	Input	A8~A15
Port 2	P20~P23	4	I/O	Bit	Input	TPG00~07 (TPG14~17)
Port 3	P30	1	Output		Output	RD
	P31	1	Output		Output	WR
	P32, P33	2	1/0		Input	PWM0, PWM1
Port 4	P40~P43	4	I/O	Bit	Input	TPG10~13
	P44~P47	4	I/O	Bit	Input	CAP0~CAP3
Port 5	P50	1	I/O		Input	EXIN
	P51	1	I/O		Input	TO4
	P52	1	I/O		Input	TO5
	P53	1	I/O		Input	INT1/TI4
	P54	1	I/O		Input	INT2/TI5
	P55	1	I/O		Input	TO1
	P56	1	I/O		Input	INT3/TI2
	P57	1	I/O		Input	ТОЗ
Port 6	P60~P67	8	Input	Bit	Input	AN0~AN7
Port 7	P70	1	I/O		Input	RXD0
	P71	1	1/0		Input	TXD0
	P72	1	1/0		Input	RXD1
	P73	1	1/0		Input	SCLK1/CTS1
	P74	1	I/O		Input	TXD1
	P75	1	1/0		Input	RXD2
	P76	1	1/0		Input	SCLK2
	P77	1	1/0		Input	TXD2
Port 8	P80	1	Output		Output	WDTOUT
	P81	1	Input		Input	INT0
	P82	1	Input		Input	STBY
	P83	1	Output		Output	ALE

These port pins function as the general-purpose I/O port pins by resetting. The port pins, for which input or output is programmably selectable, function as input ports by resetting. A

separate program is required to use them for an internal function.

36

# 3.5.1 Port 0 (P00 ~ P07)

Port 0 is the 8-bit general-purpose I/O port P0, each bit of which can be set independently for input or output. The control register P0CR is used to set input or output. Reset operations clear all output latch and control register bits to "0" and

set port 0 to the input mode.

In addition to the general-purpose I/O port function, port 0 also functions as an address/data bus (AD0  $\sim$  AD7). When the external memory is accessed, port 0 automatically functions as the address/data bus.




Figure 3.5 (1). Port 0 (P00 ~ P07)




Figure 3.5 (2). Registers for Port 0

## 3.5.2 Port 1 (P10 ~ P17)

Port 1 is the 8-bit general-purpose I/O port P1, each bit of which can be set to input or output. The port 1 control register P1CR is used to set input or output. Reset operations clear all output latch and the control register bits to "0" and sets all port 1 bits to the input mode.

In addition to the general-purpose I/O port function, port 1

also functions as an address bus (A8 ~ A15). This is specified by setting the external extended specification register IRFL<EXT> to "1" and setting P1CR to the output mode. When the P1CR cleared to "0", port 1 is set to the input mode, regardless of the external extended specification register value.





Figure 3.5 (3). Port 1 (P10 ~ P17)



P1CR and IRFL <EXT > settings

P1CR EXT>	0	1
0	Input port	Input port
1	Output port	Address bus

Note: Each bit can be set independently. P1CR < P1XC > is the X bit of P1CR.

Figure 3.5 (4). Registers for Port 1

## 3.5.3 Port 2 (P20 ~ P27)

Port 2 is the 8-bit general-purpose I/O port P2, each bit of which can be set to input or output. The port 2 control register P2CR is used to set input or output. Reset operations clear all output latch and the control register bits to "0" and set port 2 to the input mode.

In addition to the general-purpose I/O port function, port 2 also has a timing pulse generator (TPG) output (TPG00  $\sim$  07, TPG14  $\sim$  TPG17). To use TPG as the output port function,

port should be set to output mode, and and port output latch set to "0". (After reset "0") P24 ~ P27 is also used as TPG04 and TPG17 (P24), TPG05 and TPG16 (P25), TPG06 and TPG15 (P26), TPG07 and TPG14 (P27), it selects by the port 2 function register P2FR <P24TPG ~ P27TPG>. P27 is TPG07 output by setting P2 FR <P27M> "1". TPG07 is <P27M> = "1" by resetting, and the port turns to output mode.




Figure 3.5 (5). Port 2 (P20 ~ P27)

Figure 3.5 (6) Port 2 (P24, P25, P26, P27)




Figure 3.5 (7). Registers for Port 2

## 3.5.4 Port 3 (P30 ~ P33)

P32, P33 are a 4-bit general-purpose I/O port. The control register P38CR <P33C, P32C> is used for input or output.

P30, P31 are output ports. All bits of the output latch are set to "1" by resetting, and "1" is generated to the output port. Access of external memory makes P30, P31 function as the memory control pins ( $\overline{RD}$  and  $\overline{WR}$ ), when set IRF2 <EXT> to

"1". When access of an internal memory makes them function, "1" is generated always.

Also function register P38CR <RDE> is intended for a pseudostatic RAM. When set IRF2 <EXT> to "1", and set P38CR <RDE> to "1", it always functions as  $\overline{\text{RD}}$  pin. Therefore, the  $\overline{\text{RD}}$  pin outputs "0" (Enable) when it is an internal memory read and internal I/O read cycle.




Figure 3.5 (8). Port 3 (P30, 31)




Figure 3.5 (9). Port 3




Figure 3.5 (10). Register for Port 3

# 3.5.5 Port 4 (P40 - P47)

Port 4 is the 8-bit general-purpose I/O port, each bit of which can be set for input or output. The control register P4CR is used to set input or output.

All bits of the function register are cleared to "0" by reset-

ting, and the port turns of general-purpose I/O port mode. In addition to the general-purpose I/O port function, P40 ~ 43 have an input/output function for the Timing Pulse Generators output (TPG10 ~ TPG13) function, and P44 ~ P47 have the capture input (CAP0 ~ CAP3) function.




Figure 3.5 (11). Port 4 (P40, P41, P42, P43)




Figure 3.5 (12). Port 4 (P44, P45, P46, P47)




Figure 3.5 (13). Register for Port 4

## 3.5.6 Port 5 (P50 - P57)

Port 4 is the 8-bit general-purpose I/O port, each bit of which can be set for input or output. The control register P5CR is used to set input or output.

By reset operation, the output latch and the control register is reset to "0", and port 5 is placed in the input mode.

In addition to the general-purpose I/O port function, these ports function as interrupt request input, clock input for timer or event counter, or timer output, or wait input, or clock input

for time base counter.

(1) P55, P57, P51, P52

When specified by port 5 function register P5FR <TO1S ~ TO5S>, these ports become the timer output.




Figure 3.5 (14). Port 5 (P55, P57, P51, P52)

(2) P56

external interrupt request input (INT3).

P56 is also used as clock input (TI0) for 8-bit timer 0




Figure 3.5 (15). Port 5 (P56)

(3) P53, P54

timer or event counter as well as external interrupt request input.

These ports are also used as the clock input for 16-bit




Figure 3.5 (16). Port 5 (P53, P54)

(4) P50

the port 5 function register P5FR <EXINE>.

P50 is also used as input external input (EXIN) for clock input for time base counter. It selects by setting




Figure 3.5 (17). Port (P50)




Figure 3.5 (18). Registers for Port 5

# 3.5.7 Port 6 (P60 - P67)

Port 6 is an 8-bit general-purpose input port with fixed input function.

In addition to its general-purpose input port function, these ports function as analog input pins (AN0  $\sim$  AN7).




Figure 3.5 (19). Port 6 (P60 ~ P67)




Figure 3.5 (20). Registers for Port 6

54

# 3.5.8 Port 7 (P70 - P77)

Port 3 is the 8-bit general-purpose I/O port, each bit of which can be set for input or output. The control register P3CR is used to set input or output. By reset operations, all bits of the output latch are set to "0", while all bits of control register are to "0", and port 7 is placed in the input mode. In addition to

the general-purpose I/O port function, port 7 function have an internal serial interface input/output function. This is specified by function register P23FR. All bits of the function register are cleared to "0" by resetting, and the port turns to general-purpose I/O mode.




Figure 3.5 (21). Port 7




Figure 3.5 (22). Registers for Port 7




Figure 3.5 (23). Registers for Port 7

### 3.5.9 Port 8 (P80 - P83)

Port 8 is the 4-bit general-purpose I/O port, P81, P82 are input-only ports. P80, P83 are output-only ports.

In addition to its general-purpose input port function, or watch dog timer out output, these port function as external interrupt request input, or hardware input, or ALE output.

## (1) P81/INT0

P81 is the general-purpose input port, is also use as external interrupt request input (INT0). INT0 is to be used as "H" level detection interrupt or rise edge detection interrupt by control register INTE2 <EDGE>.




Figure 3.5 (24). Port 8 (P81)

58

(2) P80

P80 is used both as a general-purpose output port and for WDTOUT output. Bit 1 of the watchdog timer

mode register (WDMOD: memory address FFDDH) and Bit 1 of the P38 control register (P38CR: memory address FFA7H) is used to set P80 for  $\overline{\text{WDTOUT}}$  output.




Figure 3.5 (25). Port 8 (P80)

# (3) P82/STBY

P82 is a general purpose input port, and this port can be used also as Hardware standby. By reset opera-

tions, the control register P38CR <STBY> is "0", and P82 is placed in the general-purpose input port. When the control register P38CR <STBYS> is "1", and P82 is placed in the hardware standby input pin.




Figure 3.5 (26). Port 8 (P82)

60

## (4) P83

P83 is output port, and is also used as ALE pin. When P83 was 1 chip mode ( $\overline{EA}$  = 1), by reset operations, the control register P38CR <ALEE> is "0", and P83 is

placed in the output port. When ALE pin uses, and <ALEE> is set to "1". When Multi chip mode was <ALEE> is always "1", and P83 become the ALE output.




Figure 3.5 (27). Port 8 (P83)




Figure 3.5 (28). Registers for Port 8

#### 3.6 Timers

The TMP90CM36 contains four 8-bit timers (timers 0, 1, 2 and 3), each of which can be operated independently. The cascade connection allows these timers to be used as 16-bit timers.

The following four operating modes are provided for the 8-bit timers.

- 8-bit interval timer mode (4 timers)
- 16-bit interval timer mode (2 timers)
- 8-bit programmable square wave pulse generation (PPG: variable duty with variable cycle) output mode (2 timers)
- 8-bit pulse width modulation (PWM: variable duty with constant cycle) output mode (2 timers)

The upper two can be combined (two 8-bit timers and

one 16-bit timer).

Figure 3.6 (1) shows the block diagram of 8-bit timer (timer 0 and timer 1).

8-bit timer (timer 2, 3) are connected to the external clock pin TI2 in the timer 2 up counter input clock.

Other timer 2 and timer 3 have the same circuit configuration as timer 0 and timer 1. Each interval consists of an 8-bit up-counter, 8-bit comparator, and 8-bit timer register. Besides, one timer flipflop (TFF1 or TFF3) is provided for each pair of timer 0 and timer 1 as well as timer 2 and timer 3.

Among the input clock sources for the interval timers, the internal clocks of ØT1, ØT4, ØT16, and ØT256 are obtained from the 9-bit prescaler shown in Figure 3.6 (2).

The operation modes and timer flipflops of the 8-bit timer are controlled by five control registers T01MOD, T23MOD, TFFCR, TRUN, and TRDC.




Figure 3.6 (1). Block Diagram of 8-bit Timers (Timers 0 and 1)

### ① Prescaler

This 9-bit prescaler generates the clock input to the 8-bit timers, 16-bit timer/event counters, and baud rate generators by further dividing the fundamental clock (fc) after it has been divided by 4 (fc/4).

Among them, 8-bit timer uses 4 types of clock:  $\emptyset T1$ ,  $\emptyset T16$ , and  $\emptyset T256$ .

This prescaler can be run or stopped by the timer operation control register TRUN <PRRUN>. Counting starts when <PRRUN> is set to "1", while the prescaler is cleared to zero and stops operation when <PRRUN> is set to "0". Resetting clears <PRRUN> to "0", which clears and stops the prescaler.




Figure 3.6 (2). Prescaler

#### 2 Up-counter

This is an 8-bit binary counter that counts up the input clock pulse specified by the timer 0/timer 1 mode register T01MOD and timer 2/timer 3 mode register T23MOD.

The input clock pulse for timer 0 is selected from  $\emptyset$ T1 (8/fc),  $\emptyset$ T4 (32/fc) and  $\emptyset$ T16 (128/fc). Timer 2 input clock is selected from external clock (TI2 pin = P55/INT3) and same the timer 0 in three kinds internal clock. According to the set value of T01MOD and T23MOD.

The input clock of timer 1 and timer 3 differs depending on the operating mode. When set to 16-bit timer mode, the overflow output of timer 0 and timer 2 is used as the input clock.

When set to any other mode than 16-bit timer mode, the input clock is selected from the internal clocks ØT1 (8/fc), ØT16 (128/fc), and ØT256 (2048/fc) as well as the comparator output (match detection signal) of timer 0 and timer 2, according to the set value of T01MOD and T23MOD.

Example: When TMOD <T01M1,0> = 01, the overflow

output of timer 0 becomes the input clock of timer 1 (16-bit timer). When TMOD

<T01M1,0> = 00 and T01MOD <T1CLK1,0> = 01, ØT1 (8/fc) becomes the input of timer 1. Operation mode is also set by T01MOD and T23MOD. When reset, it is initialized to

T01MOD <T01M1, 0 > 00 and T23MOD <T23M1, 0 > 00, whereby the up-counter is placed in the 8-bit timer mode.

The counting, halt, and clear of up-counter can be controlled for each interval timer by the timer operation control register TRUN. When reset, all up-counters will be cleared to stop the timers.

## 3 Timer registers

This is an 8-bit register for setting an interval time. When the set value of timer register TREGO, TREG1, TREG2, and TREG3 matches the value of up-counter, the comparator match detect signal becomes active. If the set value is 00H, this signal becomes active when the up-counter overflows.

Timer registers TREG0 and TREG2 are of double buffer structure, each of which makes a pair with register buffer.

The TREG0 and TREG2 control whether the double buffer should be enabled or disabled through the timer register double buffer control register TRDC <TR0DE, TR2DE>. It is disabled when <TR0DE>/<TR2DE> = 0, and enabled when they are set to 1.

The timing to transfer data from the register buffer to the timer register in the double buffer enable state is the moment  $2^n$  - 1 overflow occurs in PWM mode or the moment compare cycles will be equal in PPG mode.

When reset, it will be initialized to <TR0DE, TR2DE> = 0 to disable the double buffer. To use the double buffer, write data in the timer register, set <TR0DE> and <TR2DE> to 1, and write the following data in the register buffer.

66




Figure 3.6 (3). Configuation of Timer Registers 0 and 2

Note: Timer register and the register buffer are allocated to the same memory address. When <TRODE>/<TR2DE> = 0, the same value written in the register buffer as well as the timer register, while when <TRODE>/<TR2DE> = 1 only the register buffer is written.

The memory address of each timer register is as follows.

TREG0: FFC6H TREG1: FFC7H TREG2: FFC8H TREG3: FFC9H

All the registers are write-only and cannot be read.




Figure 3.6 (4). Timer 0/Timer 1 Mode Register (T01MOD)




Figure 3.6 (5). Timer 2/Timer 3 Mode Register (T23MOD)




Figure 3.6 (6). 8-Bit Timer Flipflop Control Register (TFFCR)




Figure 3.6 (7). Timer Operation Control Register (TRUN)




Figure 3.6 (8). Timer Register Double Buffer Control Register (TRDC)

#### 4 Comparators

A comparator compares the value in the up-counter with the values to which the timer register is set. When they match, the up-counter is cleared to zero and an interrupt signal (INTT0  $\sim$  INTT3) is generated. If the timer flipflop inversion is enabled, the timer flipflop is inverted at the same time.

### ⑤ Timer flipflop (timer F/F)

The status of the timer flipflop is inverted by the match detect signal (comparator output) of each interval timer and the value can be output to the timer output pins TO1 (also used as P55) and TO3 (also used as P57).

A timer F/F is provided for each pair of timer 0 and timer 1 as well as that of timer 2 and timer 3 and is called TFF1 and TFF3. TFF1 is output to TO1 pin, while TFF3 is output to TO3 pin.

The operation of 8-bit timers will be described below:

### (1) 8-bit timer mode

Four interval timers 0, 1, 2, and 3 can be used independently as an 8-bit interval timers. All interval timers operate in the same manner, thus only the operation of timer 1 will be explained below.

### ① Generating interrupts in a fixed cycle

To generate timer 1 interrupt at constant intervals using using timer 1 (INTT1), first stop timer 1 then set the operation mode, input clock, and synchronization to T01MOD and TREG1, respectively. Then, enable interrupt INTT1 and start the counting of timer 1.

Example: To generate timer 1 interrupt every 40 microseconds at fc = 16MHz, set each register in the following manner.

```
MSB
                         LSB
           7 6 5 4 3 2 1 0
                                     Stop timer 1, and clear it to "0".
           -----0 -
TRUN ←
                                     Set the 8-bit timer mode, and select φT1 (0.5 μs @
T01MOD←
           0 0 X X 0 1 - -
                                     fc = 16 MHz) as the input clock.
                                     Set the timer register at 40 \mus \phiT1 = 50.
TREG1 ←
           0 1 0 1 0 0 0 0
INTEH ←
           X - - - 1 - -
                                     Enable INTT1.
                                    Start timer 1 counting.
TRUN \leftarrow X X 1 - - - 1
(Note) X; Don't care -; No change
```

Use the following table for selecting the input clock:

Table 3.6 (1) 8-bit Timer Interrupt Cycle and Input Clock

Interrupt cycle (at fc = 16MHz)	Resolution	Input clock
0.5µs ~ 128ms	0.5µs	øT1 (8/fc)
2μs ~ 512ms	2µs	øT16 (32/fc)
8µs ~ 2,048ms	8µs	øT256 (128/fc)
128µs ~ 32,768ms	128µs	øT256 (2048/fc)

2 Generating pulse a 50% square wave pulse

The timer flipflop is inverted at constant intervals, and its status is output to timer output pin (TO1).

Example: To output a 3.0µs square wave pulse from TO1 pin at fc = 16MHz, set each register in the following procedures. Either timer 0 or timer 1 may be used, but this example uses timer 1.

```
MSB
            7 6 5 4 3 2 1 0
                                        Stop timer 1, and clear it to "0".
TRUN ←
                                         Set the 8-bit timer mode, and select \phiT1 (0.5 \mus @
T01MOD←
           0 0 X X 0 1 - -
                                         fc = 16 MHz) as the input clock.
                                         Set the timer register at 3.0 \mus ÷ \phiT1 ÷ 2 = 3.
TREG1 ← 0 0 0 0 0 0 1 1
                                         Clear TFF1 to "0", and set to invert by the match
TFFCR ← ---1011
                                         detect signal from timer 1.
                                                                 \left(\begin{array}{c} \text{To be non wait mode in} \\ \text{wait control bit} \end{array}\right)
P5CR ←
           --1----
                                        Select P55 as TO1 pin.
P5FR ← -- X X - - - 1
TRUN ← X X 1 - - - 1 -
                                         Start timer 1 counting.
(Note) X; Don't care -; No change
```




Figure 3.6 (9). Square Wave (50% Duty) Output Timing Chart

3 Making timer 1 count up by match signal from timer 0 comparator

Set the 8-bit timer mode and set the comparator output of timer 0 as the input clock to timer 1.




Figure 3.6 (10)

### 4 Output inversion with software

The value of timer flipflop (timer F/F) can be inverted, independent of the timer operation.

Writing "00" to TFFCR <FF1C1, 0> inverts the value of TFF1, and writing "00" into TFFCR <FF3C1,0> inverts TFF3.

# ⑤ Initial setting of timer flipflop (timer F/F)

The value of timer F/F can be initialized to "0" or "1", independent of timer operation.

For example, write "10" in TFFCR <FF1C1,0> to clear TFF1 to "0", while write "01" in TFFCR <FF3C1,0> to set TFF1 to "1".

Note: The value of timer F/F and timer register cannot be read.

# (2) 16-bit timer mode

A 16-bit interval timer is configured by using the pair of timer 0 and timer 1 or that of timer 2 and timer 3.

As the above two pairs operate in the same manner, only the case of combining timer 0/timer 1 is discussed.

To make a a 16-bit interval timer by cascade connecting timer 0 and timer 1, set timer 0/timer 1 mode register T01MOD <T01M1,0> to "0,1".

When set in 16-bit timer mode, the overflow output of timer 0 will become the input clock of timer 1, regardless of the set value of T01MOD <T1CLK1,0>. Table 3.6 (2) shows the relation between the cycle of timer (interrupt) and the selection of input clock.

Table 3.6 (2) 16-bit Timer (Interrupt) Cycle and Input Clock

Interrupt cycle (at fc = 16MHz)	Resolution	Input clock
0.5μs ~ 32.768ms	0.5µs	øT1 (8/fc)
2µs ~ 131.072ms	2µs	øT16 (32/fc)
8µs ~ 524.288ms	8µs	øT256 (128/fc)

The lower 8 bits of the timer (interrupt) cycle are set by the timer register TREGO, and the upper 8 bits are set by TREG1. Note that TREGO always must be set first. (Writing data into TREGO disables the comparator temporarily, and the comparator is restarted by writing data into TREG1.)

Setting example: To generate interrupt INTT1 every

0.5 seconds at fc = 16MHz, set the following values for timer registers TREG0 and TREG1.

When counting by using ØT16 (8µs @16MHz),

 $0.5 \text{sec} \div 8 \mu \text{s} = 62500 = F424H$ 

Therefore, set TREG1 = F4H and TREG0 = 24H, respectively.

The comparator match signal is output from timer 0 each time the up-counter matches UC0, where the up-counter UC0 is not cleared.

With the timer 1 comparator, the match detect signal is output at each comparator timing when up-counter UC1 and TREG1 values match. When the match detect signal is output simultaneously from both comparators of timer 0 and timer 1, the up-counters UC0 and UC1 are cleared to "0", and the interrupt INTT1 is generated. If inversion is enabled, the value of the timer flipflop TFF1 is inverted.

Example: When TREG1 = 04H and TREG0 = 80H




Figure 3.6 (11)

(3) 8-bit PPG (Programmable Pulse Generation) Mode

Square wave pulse can be generated at any frequency and duty by timer 0 or timer 2. The output pulse may be either low-active or high-active.

In this mode, timer 1 and timer 3 cannot be used. Timer 0 outputs pulse to TO1 pin, (also used as P55), and timer 2 outputs to TO3 pin (also used as P57).



As an example, the case of timer 0 will be explained

below. (Timer 2 also functions in the same way).

TREG0 and UC0 match (interrupt INTT0)

TREG1 and UC0 match (interrupt INTT1)

TO1

In this mode, a programmable square wave is generated by inverting timer output each time the 8-bit upcounter (UC0) matches the timer registers TREG0 and TREG1.

However, it is required that the set value of TREG0 is smaller than that of TREG1.

Though the up-counter (UC1) of timer 1 cannot be used in this mode, timer 1 can be used for counting by setting TRUN <T1RUN> to "1".

Figure 3.6 (12) shows the block diagram for this mode.





Figure 3.6 (12). Block Diagram of 8-bit PPG Mode

When the double buffer of TREG0 is enabled in this mode, the value of register buffer will be shifted in TREG0 each time TREG1 matches UC0.

Use of the double buffer makes easy the handling of low duty waves (when duty is varied).



Example: Generating 1/4 duty 50KHz pulse (@fc = 16MHz)




• Calculate the value to be set for timer register

To obtain the frequency 50KHz, the pulse cycle t should be: 1/50KHz =  $20\mu$ s. Given  $\phi$ T1 =  $0.5\mu$ s (@ 16MHz)  $20\mu$ s ÷  $0.5\mu$ s = 40

Consequently, to set the timer register 1 (TREG1) to TREG1 = 40 = 28H and the duty to 1/4, t x 1/4 =  $20\mu s$  x 1/4  $5\mu s$ 

$$5\mu s \div 0.5\mu s = 10$$

Therefore, set timer register 0 (TREG0) to TREG0 = 10 = 0AH.



#### 8-bit PWM (Pulse Width Modulation) Mode (4)

This mode is valid only for timer 0 and timer 2. In this mode, maximum two PWMs of 8-bit resolution (PWM0 and PWM2) can be output.

PWM pulse is output to TO1 pin (also used as P55) when using timer 0, and to TO3 pin (also used as P57) when using timer 2.

Timer 1 and timer 3 can also be used as 8-bit timer. As an example, the case of timer 0 will be explained below. (Timer 2 also operates in the same way.) Timer output is inverted when up-counter (UC0)

matches the set value of timer register TREGO or when 2n - (n = 6, 7, or 8; specified by T01MOD<PWM0,10>) counter overflow occurs. Up-counter UC0 is cleared when 2n - 1 counter overflow occurs. For example, when n = 6, 6-bit PWM will be output, while when n = 7, 7-bit PWM will be output. To use this PWM mode, the following conditions must

(Set value of timer register) < (Set value of 2<sup>n</sup> - 1 counter overflow)

(Set value of timer register) ≠ 0

be satisfied.




Figure 3.6 (13) shows the block diagram of this mode.






Figure 3.6 (11). Block Diagram of 8-bit PWM Mode

In this mode, the value of register buffer will be shifted in TREG0 2<sup>n</sup> - 1 overflow is detected when the double buffer of TREG0 is enabled.

Use of the double buffer makes easy the handling of small duty waves.



Example: To output the following PWM waves to TO1 pin using timer 0 at fc = 16MHz.



Calculate the value to be set for timer register

To realize  $63.5\mu s$  of PWM cycle by  $\phi T1 = 0.5\mu s$  (@ = 16MHz),

$$63.5\mu s \div 0.5\mu s = 127 = 2^7 - 1$$

Consequently, n should be set to 7.

As the period of low level is  $36\mu s$ , for  $\phi T1 = 0.5\mu s$ , set the following value for TREG0.

$$36\mu s \div 0.5\mu s = 72 = 48H$$

```
MSB
                             LSB
           7 6 5 4 3 2 1 0
                                         Stop timer 0, and clear it to "0".
TRUN ← X X - - - - 0
                                         Set 8-bit PWM mode (cycle: 2^7 - 1) and select \phiT1 as the
T01MOD← 1 1 1 0 - - 0 1
                                         input clock.
TFFCR ← - - - - 1 0 1 X
                                         Clears TFF1 to enable the inversion.
                                         Writes "48H".
TREGO + 0 1 0 0 1 0 0 0
P5CR ←
                                                                    \left(\begin{array}{c} \text{To be non wait mode in} \\ \text{wait control bit} \end{array}\right)
                                         Set P55 as the TO1 pin.
                                         Start timer 0 counting.
TRUN ← X X 1 - - - 1
(Note) X; Don't care
                              -; No change
```

Table 3.6 (3) PWM Cycle and the Setting of 2<sup>n</sup> - 1 Counter

	Formula -	PWM cycle (@ fc = 16MHz)		
		øT1 (8/fc)	øT4 (32/fc)	øT16 (128/fc)
2 <sup>6</sup> - 1	(2 <sup>6</sup> - 1) x øTn	31.5µs	126µs	504µs
2 <sup>7</sup> - 1	(2 <sup>7</sup> - 1) x øTn	63.5µs	254µs	1.01ms
2 <sup>8</sup> - 1	(2 <sup>8</sup> - 1) x øTn	127µs	510µs	2.04ms

(5) Table 3.6 (4) shows the list of 8-bit timer modes.

Table 3.6 (4) Timer Mode Setting Registers

Register name	TO1MOD (T23MOD)			TFFCR	
Name of bit in register	T01M (T32M)	PWM1 (PWM3)	T1CLK (T3CLK)	TOCLK (T2CLK)	FF1IS (FF3IS)
Function	Timer Mode	PWM cycle	Upper timer input clock	Lower timer Input clock	Timer F/F invert signal select
16-bit timer mode	01	-	-	External clock øT1, øT16, øT256 (01, 10, 11)	-
8-bit timer x 2 channels	00	-	Lower timer match øT1, øT16, øT256 (01, 01, 10, 11)	External clock øT1, øT16, øT256 (01, 01, 10, 11)	0: Lower timer output 1: Upper timer output
8-bit PPG x 1 channel	10	-	-	External clock øT1, øT16, øT256 (01, 01, 10, 11)	-
8-bit PWM x 1 channel	11	2 <sup>6</sup> - 1, 2 <sup>7</sup> - 1, 2 <sup>8</sup> - 1 (01, 10, 11)	-	External clock øT1, øT16, øT256 (01, 01, 10, 11)	-
8-bit timer x 1 channel	11	-	øT1, øT14, øT16 (01, 10, 11)	-	Output disabled

(Note) -: Don't care

• Lower timer external input clock has T2CLK. But it does not have T0CLK.

# 3.7 Multi-Function 16-bit Timer/Event Counter (Timer 4)

The TMP90CM36 has one multifunctional 16-bit timer/event counter with the following operation modes:

- 16-bit timer
- 16-bit event counter
- 16-bit programmable pulse generation (PPG)

- Frequency measurement
- Pulse width measurement
- Time differential measurement

Figure 3.7 (1) shows the block diagram of 16-bit timer/ event counter.  $\footnote{\cite{linear}}$ 




Figure 3.7 (1). Block Diagram of 16-Bit Timer/Event Counter (Timer 4)

Timer/event counter con sists of 16-bit up-counter, two 16-bit timer registers, and two 16-bit capture registers, two comparators, register buffer, capture input controller, timer flipflop, and the control circuit.

Timer/event counter is controlled by 4 control registers: T4MOD, T4FFCR, TRUN, and TRDC. TRUN register includes 8-bit timer controller. For TRUN and TRDC registers, see Figure 3.6 (7) and Figure 3.6 (8).




Figure 3.7 (2). 16-Bit Timer/Event Counter (Timer 4) Control/Mode Register (1/2)




Figure 3.7 (2). 16-Bit Timer/Event Counter (Timer 4) Control/Mode Register (2/2)




Figure 3.7 (3). 16-Bit Timer/Event Counter Timer flipflop Control Register

#### ① Up-counter (UC16)

UC16 is a 16-bit binary counter which counts up according to the input clock specified by T4MOD <T4CLK1,0> register.

As the input clock, one of the internal clocks  $\emptyset$ T1 (8/fc),  $\emptyset$ T4 (32/fc), and  $\emptyset$ TI6 (128/fc) from 9-bit prescaler (also used as 8-bit timer), and external clock from TI4 pin (commonly used as P46/INT1 pin) can be selected. When reset, it will be initialized to <T4CLK1,0> = 00 to select TI4 input mode. Counting, stop, or clearing of the counter in controlled by timer operation control register TRUN <T4RUN>.

When clearing is enabled, up-counter UC16 will be cleared to zero each time it coincides matches the timer register TREG5. The "clear enable/disable" is set

by T4MOD <CLE>.

If clearing is disabled, the counter operates as a freerunning counter.

# 2 Timer registers (TREG4 and TREG5)

These two 16-bit registers are used to set the value of the counter. When the value of up-counter UC16 matches the set value of this timer register, the comparator match detect signal will become active.

Setting data for timer register (TREG4 and TREG5) is executed using 16-bit transfer instruction od using 8-bit transfer instruction twice for lower 8 bits and upper 8 bits in order.

TREG4		
Upper 8 bits	Lower 8 bits	
FFD0H	FFCFH	

TREG5			
Upper 8 bits	Lower 8 bits		
FFD2H	FFD1H		

TREG4 timer register is of double buffer structure, which is paired with register buffer. TREG4 controls whether the double buffer should be enabled or disabled, using the timer register double buffer control register TRDC <TR4DE>; disable when <TR4DE> = 0, while enable when <TR4DE> = 1.

When the double buffer is enabled, the timing to transfer data from the register buffer to the timer register is at the match between the up-counter and TREG5.

When reset, it will be initialized to <TR4DE> = 0, whereby the double buffer is disabled. To use the double buffer, write data in the register buffer.


TREG4 and register buffer 4 are allocated to the same


memory addresses FFCFH and FFD0H. When <TR4DE> = 1, the value is written into only the register buffer.

### 3 Capture register (CAP1 and CAP2)

These 16-bit registers are used to hold the values of the up-counter UC16.

Data in the capture registers should be read by a 2byte data load instruction or two 1-byte data load instruction, from the lower 8 bits followed by the upper 8 bits.





#### 4 Capture input control circuit

This circuit controls the timing to latch the value of upcounter UC16 into CAP1 and CAP2. The latch timing of capture register is controlled by register T4MOD <CAPM1,0>.

• When T4MOD < CAPM1, 0> = 00

Capture function is disabled. Disable is the default on reset.

• When T4MOD < CAPM1, 0> = 01

Data is loaded to CAP1 at the rise edge of TI4 pin (commonly used as P53/INT1) input, while data is loaded to CAP2 at the rise edge of TI5 pin (commonly used as P57/INT2) input. (Time difference measurement)

• When T4MOD < CAPM1, 0> = 10

Data is loaded to CAP1 at the rise edge of TI4 pin input, while to CAP2 at the fall edge. Only in this setting, interrupt INT1 occurs at fall edge. (Pulse width measurement)

• When T4MOD < CAP1, 0> = 11

Data is loaded to CAP1 at the rise edge of timer flipflop TFF1, while to CAP2 at the fall edge. (Frequency measurement)

Besides, the value of up-counter can be loaded to capture registers by software. Whenever "0" is written in T4MOD <CAPIN>, the current value of up-counter will be loaded to capture register CAP1. It is necessary to keep the prescaler in RUN mode (TRUN <PRRUN> to be "1").

# (S) Comparators (CP4, CP5)

These are 16-bit comparators which compare the upcounter UC16 value with the set value of TREG4 or TREG5 to detect the match. When a match is detected, the comparators generate an interrupt INTT4 and INTT5, respectively. The up-counter UC16 is cleared only when UC16 matches TREG5. (The clearing of up-counter UC16 can be disabled by setting T4MOD <CLE> = 0.)

# ® Timer flipflop (TFF4)

This flipflop is inverted by the match detect signal from the comparators (CP4 and CP5) and the latch signals to the capture registers (CAP1 and CAP2). Disable/enable of inversion can be set for each element by T4FFCR <CAP2T4, CAP1T4, EQ5T4, EQ4T4>. TFF4 will be inverted when "00" is written in T4FFCR <TFF4C1,0>. Also, it is set to "1" when "10" is written, and cleared to "0" when "10" is written. The value of TFF4 can be output to the timer output pin TO4 (commonly used as P51).

### 7 Timer flipflop (TFF5)

This flipflop is inverted by the match detect signal from the comparator CP5 and the latch signal to the capture register CAP2. TFF5 will be inverted when "00" is written in T4FFCR <TFF5C1,0>. Also, it is set to "1" when "10" is written, and cleared to "0" when "10" is written. The value of TFF5 can be output to the timer output pin TO5 (commonly used as P52).

# (1) 16-bit Timer Mode

In this example, the interval time is set in the timer register TREG5 to generate the interrupt INTT5.

(Note) X; Don't care -; No change

### (2) 16-bit Event Counter Mode

In timer mode as described in above (1), the timer can be used as an event counter by selecting the external clock (TI4 pin input) as the input clock. To read the value of

the counter, first perform "software capture" once and read the captured value.

The counter counts at the rising edge of TI4 pin input. TI4 pin can also be used as P46/INT1.


```
      TRUN
      ←
      -
      -
      0
      0
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -
      -</td
```

 $(Note) \qquad When used as an event counter, set the prescaler in RUN \, mode.$ 

# (3) 16-bit Programmable Pulse Generation (PPG) Mode

The PPG mode is entered by inversion of the timer flipflop TFF4 that is to be enabled bu the match of the upcounter UC16 with the timer register TREG4 or 5 and to be output to TO4 (also used as P51). In this mode, the following conditions must be satisfied.

# (Set value of TREG4) < (Set value of TREG5)



When the double buffer of TREG4 is enabled in this mode, the value of register buffer 4 will be shifted in TREG4 at match with TREG5. This feature makes easy the handling of low duty waves (when duty rate is varied).

(4) Application examples of capture function

The loading of up-counter (UC16) vaules into the capture registers CAP1 and CAP2, the timer flipflop TFF4 inversion due to the match detection by comparators CP4 and CP5, and the output of the TFF4 status to TO4 pin can be enabled or disabled. Combined with interrupt function, they can be applied in many ways, for example.

- One-shot pulse output by using external trigger pulse
- ② Frequency measurement
- 3 Pulse width measurement
- 4 Time difference measurement

① One-shot pulse output from the rising edge of external trigger pulse.

Set the up-counter UC16 in free-running mode with the internal input clock, input the external trigger pulse from TI4 pin, and load the value of up-counter into capture register CAP1 at the rise edge of the TI4 pin. Then set to T4MOD <CAPM1,0> = 01.

When the interrupt INT1 is generated at the rise edge of TI4 pin, set the CAP1 value (c) plus a delay time (d) to TREG4 (= c + d), and set the above set value (c + d) plus a one-shot pulse width (p) to TREG5 (= c + + d + p). When the interrupt INT1 occurs the T4FFCR register should be set that the TFF4 inversion is enabled only when the up-counter value matches TREG4 or 5. When interrupt INTT5 occurs, this inversion will be disabled.





Figure 3.7 (4). One-Shot Pulse Output (with Delay)

Setting example: To output 2 ms one-shot pulse with 3 ms delay to the external trigger pulse to TI4 pin



# Setting of INT1

```
TREG4 ← CAP1+3ms/¢T1

TREG5 ← TREG4+2ms/¢T1

T4FFCR← X X - - 1 1 - -

Enable TFF4 inversion when the up-counter value matches TREG4 or 5.

INTEL ← - - 1 - - - - Enable INTT5.
```

# Setting of INT5

```
T4FFCR← 1 1 - - 0 0 - -

Disable TFF4 inversion when the up-counter value matches TREG4 or 5.

INTEL ← - - 0 - - - - Disable INTT5.

(Note) X; Don't care -; No change
```

When delay time is unnecessary, invert timer flipflop TFF4 when the up-counter value is loaded into loaded into capture register 1 (CAP1), and set the CAP1 value (c) plus the one-shot pulse width (p) to TREG5 when

the interrupt INT1 occurs. The TFF4 inversion should be enabled when the up-counter (UC16) value matches TREG5, and disabled when generating the interrupt INTT5.




Figure 3.7 (5). One-Shot Pulse Output (without Delay)

### 2 Frequency measurement

The frequency of the external clock can be measured in this mode. The clock is input through the TI4 pin, and its frequency is measured by the 8-bit timers (Timer 0 and Timer 1) and the 16-bit timer/event counter (Timer 4)

The TI4 pin input should be selected for the input clock

of Timer 4. The value of the up-counter is loaded into the capture register CAP1 at the rise edge of the timer flipflop TFF1 of 8-bit timers (Timer 0 and Timer 1), and CAP2 at its fall edge.

The frequency is is calculated by the difference between the loaded values in CAP1 and CAP2 when the interrupt (INTT0 or INTT1) is generated by either 8-bit timer.




Figure 3.7 (6). Frequency Measurement

For example, if the value for the level "1" width of TFF1 of the 8-bit timer is set to 0.5 sec. and the difference between CAP1 and CAP2 is 100, the frequency will be 100/0.5 [sec.] = 200[Hz].

#### 3 Pulse width measurement

This mode allows to measure the "H" level width of an external pulse. While keeping the 16-bit timer/event counter counting (free-running) with the internal clock

input, the external pulse is input though the TI4. Then the capture function is used to load the UC16 values into CAP1 and CAP2 at the rising edge and falling edge of the external trigger pulse, respectively. The interrupt INT1 occurs at the falling edge of TI4. The pulse width is obtained from the difference between the values of CAP1 and CAP2 and the internal clock cycle. For example, if the internal clock is 0.8 microseconds and the difference between CAP1 and CAP2 is 100, the pulse width will be 100 x 0.8 = 80 microseconds.




Figure 3.7 (7). Pulse Width Measurement

Note: Only in this pulse width measuring mode (T4MOD <CAPM1, 0> = 10), external interrupt INT1 occurs at the falling edge of Tl4 pin input. In other modes, it occurs at the rising edge.

The width of "L" level can be measured from the difference between the first C2 and the second C1 at the second INT1 interrupt.

# **4** Time difference measurement

This mode is used to measure the difference in time between the rising edges of external pulses input through TI4 and TI5.

Keep the 16-bit timer/event counter (Timer 4) counting (free-running) with the internal clock, and load the UC16 value into CAP1 at the rising edge of the input

pulse to TI4. Then the interrupt INT1 is generated. Similarly, the UC16 value is loaded into CAP2 at the rising edge of the input pulse to TI5, generating the interrupt INT2.

The time difference between these pulses can be obtained from the difference between the time counts at which loading the up-counter value into CAP1 and CAP2 has been done.




Figure 3.7 (8). Time Difference Measurement

### 3.8 Serial Channels

The three serial channels have the following operation modes.

The TMP90CM36 contains three serial channels (SIO0,1, 2).

Channel	Action mode
SIO0	•Asynchronous transmission mode 1:7-bit data  (UART) mode  mode 2:8-bit data  mode 3:9-bit data
SIO1	•I/O interface mode 1 —— mode 0 : To transmit and receive  I/O data as well as the  synchronizing signal  SCLK for extending I/O.
	•Asynchronous transmission — mode 1 (UART) mode 2 mode 3
SIO2	•I/O interface mode 2 — mode 4

In mode 1 and mode 2, parity bit can be added. Mode 3 has a wake-up function for making the master controller start slave controllers in serial link (multi-controller system).

Figure 3.8 (1) shows the data format (1 frame) for each mode.  $\,$ 




Figure 3.9 (1). Data Formats

The serial channel has a buffer register for transmitting and receiving operations, in order to temporarily store transmitted or received data, so that transmitting and receiving operations can be done independently (full duplex).

However, in I/O interface mode, SCLK (serial clock) pin is commonly used for both transmission and receiving, the channel becomes half-duplex.

The receiving buffer register is of a double buffer structure to prevent the occurrence of overrun error and provides one frame of margin before CPU reads the received data. Namely, the one buffer stores the already received data while the other buffer receives the next frame data.

In the UART mode, a check function is added not to start the receiving operation by error start bits due to noise. The channel starts receiving data only when the start bit is detected to be normal at least twice in three samplings. When the transmission buffer becomes empty and requests the CPU to send the next transmission data, or when data is stored in the transmission buffer and the CPU is requested to read the data, INTTX or INTRX interrupt occurs. Besides, if an overrun error, parity error, or framing error occors during receiving operation, flag SCCR <OERR, PERR, FERR> will be set.

In the I/O interface mode, it is possible to input synchronous signals as well as to transmit or receive data by an external clock.

The SIO0 or SIO1 includes a special baud rate generator, which can set any baud rate can be set by dividing by the frequency of 4 clocks (ØTO, ØT2, ØT8, and ØT32) from the internal prescaler (shared by 8-bit/16-bit timer) by the value of 2 to 16.

Internal clock (SIO2) is able to select in speed from  $\emptyset$ T0,  $\emptyset$ T1,  $\emptyset$ T4, and  $\emptyset$ T16.

# (1) Serial Channel (SIO0) (3.8.1 ~ 3.8.3)

SCMOD0, SCCR0, BRGCR0, and P7FR. Transmitted and received data are stored in register SCBUF0.

# 3.8.1 Control Registers

The serial channel SIO0 is controlled by 4 control registers





Figure 3.8 (2). Serial Channel Mode Register (SCMOD0)



Note: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.8 (3). Serial Channel Mode Register (SCCR0)





Figure 3.8 (4). Serial Transmission/Receiving Buffer Registers (SCBUF0)



Note: To use the baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN mode.

Figure 3.8 (5). Baud Rate Generator Control Register (BRGCR0)




Figure 3.8 (6). Port 7 Function Register

# 3.8.2 Configuration

Figure 3.8 (7) shows the block diagram of the serial channel.




Figure 3.8 (7). Block Diagram of the Serial Channel (SIO0)

# ① Baud rate generator

Baud rate generator comprises of a circuit that generates transmission and receiving clocks that determine the transfer rate of the serial channel.

The input clock to the baud rate generator,  $\emptyset$ T0 (fc/4),  $\emptyset$ T2 (fc/16),  $\emptyset$ T8 (fc/64), or  $\emptyset$ T32 (fc/256) is generated by the 9-bit prescaler which is shared by the timers. One of these input clocks is selected by the baud rate generator control register BRGCR0 <BG10,00>.

The baud rate generator includes a 4-bit frequency divider, which divides frequency by  $2 \sim 16$  values to determine the transfer rate.

How to calculate a transfer rate when the baud rate generator is used is explained below.

#### • UART mode

The relation between the input clock and the source

clock (fc) is as follows.

Accordingly, when source clock fc is 12.288MHz, input clock  $\phi$ T2 (fc/16), frequency divider is 5, the transfer in UART mode becomes as follows.

Transfer rate = 
$$\frac{\text{fc/16}}{5}$$
  $\div 16$ 

$$= 12.288 \times 10^{6}/16/5/16 = 9600 \text{ (bps)}$$

Table 3.8 (1) shows an example of the transfer in UART mode.

Also with 8-bit timer 0, the serial channel (SIO0) can get a transfer rate. Table 3.8 (2) shows an example of baud rate using timer 0.

Table 3.8 (1) Selection of Transfer Rate (1) (When Baud Rate Generator is Used) Unit: Kbps

Source clock (fo)	Input clock	øT0	øT2	øT8 (fc/64)	øT32 (fc/256)
Source clock (fc)	Frequency clock	(fc/4)	(fc/16)		
9.8304MHz	-	2457.600	614.400	153.600	38.400
-	2	76.800	19.200	4.800	1.200
-	4	38.400	9.600	2.400	0.600
-	8	19.200	4.800	1.200	0.300
-	0	9.600	2.400	0.600	0.150
12.288MHz	_	3072.000	786.000	192.000	48.000
-	5	38.400	9.600	2.400	0.600
-	А	19.200	4.800	1.200	0.300
14.7456MHz	-	3686.400	921.600	230.400	57.600
-	3	76.800	19.200	4.800	1.200
-	6	38.400	9.600	2.400	0.600
-	С	19.200	4.800	1.200	0.300

fc	12.288	12	9.8304	8	6.144
TREG0	MHz	MHz	MHz	MHz	MHz
1H	96	-	76.8	62.5	48
2H	48	-	38.4	31.25	24
3H	32	31.25	_	-	16
4H	24	-	19.2	-	12
5H	19.2	-	-	_	9.6
8H	12	-	9.6	-	6
AH	9.6	_	_	-	4.8
10H	6	-	4.8	-	3
14H	4.8	_	_	_	2.4

Table 3.8 (2). Selection of Transfer Rate (2) (When Timer 0 (Input Clock øT1) is Used) Unit: Kbps

How to calculate the transfer rate (when timer 0 is used)

Baud rate = 
$$\frac{1}{\text{TREGO}} \times \frac{1}{16} \times \text{Input clock of timer 0}$$

Input clock of timer 0

# 2 Serial clock generation circuit

This circuit generates the basic clook for transmitting and receiving data.

Asynchronous communication (UART) mode

According to the setting of SCMOD0 <SC10,00>, the above baud rate generator clock, internal clock Ø1 (fc/2) (312.5 Kbaud at 10MHz), or the match detect signal from timer 0 will be selected to generate the basic clock SIOCK0.

### 3 Receiving counter

The receiving counter is a 4-bit binary counter used in asynchronous communication (UART) mode and counts up by SIOCLK0 clock. 16 pulses of SIOCLK0 are used for receiving 1 bit of data, and the data is sampled three times at the 7th, 8th and 9th clock.

With the three samples, the received data is evaluated by the rule of majority.

For example, if the sampled data is "1", "0" and "1" at 7th, 8th and 9th clock, respectively, the received data is evaluated as "1". The sampled data "0", "0", and "1" is evaluated that the received data is "0".

# Receiving control

Asynchronous communication (UART) mode

The receiving control has a circuit for detecting the start bit by the rule of majority. When two or more "0" are detected during 3 samples, it is recognized as normal start bit and the receiving operation is started.

Data being received are also evaluated by the rule of majority.

#### ⑤ Receiving buffer

To prevent overrun from occurring, the receiving buffer has a double structure. Received data are stored one bit by one bit in the receiving buffer 1 (shift register type). When 7 bits or 8 bits of data are stored in the receiving buffer 1, the stored data are transferred to another receiving buffer 2 (SCBUF0), generating an interrupt INTRX0. The CPU reads only receiving buffer 2 (SCBUF0). Even before the CPU reads the receiving buffer 2 (SCBUF0), the received data can be stored in receiving buffer 1. However, unless the receiving buffer 2 (SCBUF0) is read before all bits of the next data are received by the receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of

receiving buffer 2 and SCCR0 <RB80> is still preserved. The parity bit added in 8-bit UART mode and the most significant bit (MSB) in 9-bit UART mode are stored in SCCR0 <RB80>.

When in 9-bit UART, the wake-up function of the slave controllers is enabled by setting SCMOD0 <WUO> to "1", and interrupt INTRX occurs only when SCCR0 <RB80> is set to "1".

# ® Transmission counter

Transmission counter is a 4-bit binary counter which is used in asynchronous communication (UART) mode and, like a receiving counter, counts by SIOCLKO clock, generating TxDCLKO every 16 clock pulses.



#### Transmission controller

Asynchronous communication (UART) mode

When the transmission data are written in the transmission buffer sent from the CPU, transmission starts at the rising edge of the next TxDCLK0, generating a transmission shift clock TxDSFT0.

#### ® Transmission buffer

Transmission buffer SCBUFO shifts out and sends the transmission data written from the CPU from the least significant bit (LSB) in order, using transmission shift clock TxDSFTO which is generated by the transmission control. When all bits are shifted out, the transmission buffer becomes empty and generates INTTXO interrupt.

### Parity control circuit

When serial channel control register SCCR0 <PE0> is set to "1", it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART or 8-bit UART mode. With SCCR0 <EVEN0> register, even (odd) parity can be selected.

For transmission, parity is automatically generated according to the data written in the transmission buffer SCBUF, and data are transmitted after being stored in SCBUF0 <TB70> when in 7-bit UART mode while in SCMOD0 <TB80> in 8-bit UART mode. <PE0> and <EVEN0> must be set before transmission data are written in the transmission buffer.

For receiving, data are shifted in the receiving buffer 1, and parity is added after the data are transferred in the receiving buffer 2 (SCBUF0), and then compared with <RB70> of SCBUF0 when in 7-bit UART mode and with SCCR0 <RB80> when in 8-bit UART mode. If they are not equal, a parity error occurs, and SCCR0 <PERR0> flag is set.

# ® Error flag

Three error flags are provided to increase the reliability of receiving data.

# 1) Overrun error (SCCR0 <OERR0>)

If all bits of the next data are received in receiving buffer 1 while valid data are still stored in receiving buffer 2 (SCBUFO), an overrun error will occur.

# 2) Parity error (SCCR0 <PERR0>)

The parity generated for the data shifted in receiving buffer 2 (SCBUF0) is compared with the parity bit received from the RxD0 pin. If they are not equal, a parity error occurs.

# 3) Framing error (SCCR0 <FERR0>)

The stop bit of received data is sampled three times around the center. If the majority results is "0", a framing error occurs.

# (11) Generation Timing

# 1) UART mode

# Receiving

Mode	9 Bit	8 Bit + Parity	8 Bit, 7 Bit + Parity, 7 Bit
Interrupt timing	Center of last bit (Bit 8)	Center of last bit (Parity Bit)	Center of stop bit
Framing error timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error timing	Center of last bit (Bit 8)	Center of last bit (Parity Bit)	Center of stop bit
Over-run error timing	Center of last bit (Bit 8)	Center of last bit (Parity Bit)	Center of stop bit

Note: Framing error occurs after an interrupt has occurred. Therefore, to check for framing error during interrupt operation, it is necessary to wait for 1 bit period of time.

# **Transmitting**

Mode	9 Bit	8 Bit + Parity	8 Bit, 7 Bit + Parity, 7 Bit
Interrupt timing	Just before last bit is transmitted	<b>←</b>	<b>←</b>

# 3.8.3 Action Explanation

(1) Mode 1 (7-Bit UART Mode)


7-bit mode can be set by setting serial channel mode register SCMOD0 <SM10,00> to "01".

In this mode, a parity bit can be added, and the addition of a parity bit can be enabled or disabled by serial channel control register.

SCCR0 <PE0>, and even parity or odd parity is selected by SCCR0 <EVEN0> when <PE0> is set to "1" (enable).

Setting example: When transmitting data with the fol-

lowing format, the control registers should be set as described below.



Transfer direction (transfer rate: 2400 bps at fc=12.288 MHz)

```
7 6 5 4 3 2 1 0
P7CR ← - - - - 1 -
                             Select P71 as the TxD0 pin.
P7FR ← - - - - - 1
SCMOD0← X 0 - X 0 1 0 1
                               Set 7-bit UART mode.
SCCR0 ← X 1 1 X X X X X
                               Add an even parity.
BRGCR0← 0 X 1 0 0 1 0 1
                               Set transfer rate at 2400 bps.
                               Start the prescaler for the baud rate generator.
TRUN ← X X 1 - - - -
INTE2 ← - - - - 1 -
                               Enable INTTX0 interrupt.
SCBUF0+ * * * * * * *
                               Set data for transmission.
```

(Note) X; Don't care -; No change

# (2) Mode 2 (8-Bit UART Mode)

8-bit UART mode can be set by setting serial channel mode register SCMOD0 <SM10,00> to "10". In this mode, a parity bit can be added, the addition of a parity bit is enabled or disabled by SCCR0 <PE0>. SCCR0 <PE0>, and even parity or odd parity is

selected by SCCR0 <EVEN0> when <PE0> is set to "1" (enable).

Setting example: When receiving data with the fol-

lowing format, the control registers should be set as described below.



Direction of transmission (transmission rate: 9600 bps @ fc = 12.288 MHz)

#### Main setting

# INTRX0 processing

```
Acc ← SCCRO AND 00011100 Check for error.

if Acc ≠ 0 then error

Acc ← SCBUF Read the received data.

(Note) X; don't care -; no change
```

# (3) Mode 3 (9-Bit UART Mode)


9-bit UART mode can be specified by setting SCMOD0 <SM10,00> to "11". In this mode, parity bit cannot be added.

For transmission, the MSB (9th bit) is written in SCMOD0 <TB80>, while in receiving it is stored in SCCR0 <RB80> . For writing or reading the buffer, the MSB is read or written first then SCBUF0.

# Wake-up function

In 9-bit UART mode, the wake-up function of slave controllers is enabled by setting SCMOD0 <WU0> to "1".

The interrupt INTRX0 occurs only when SCCR0 <RB80> = 1.



Note: TxD0 pin of the slave controllers must be in open drain output mode.


Figure 3.8 (8). Serial Link Using the Wake-up Function

#### **Protocol**

- Select the 9-bit UART mode for the master and slave controllers.
- ② Set the SCMOD0 <WU0> bit of each slave controller to "1" to enable data receiving.
- ③ The master controller transmits one-frame including the 8-bit select code for the slave controllers. The MSB (bit 8) SCMOD0 <TB80> is set to "1".



- Each slave controller receives the above frame, and clears WU bit to "0" if the above select code matches its own select code.
- The master controller transmits data to the specified slave controller whose SCMOD0 <WU0> bit is cleared to "0". The MSB (bit 8) SCMOD0 <TB80> is set to "0".




® The other slave controllers (with SCMOD0 <WU0> bit remaining at "1") ignore the receiving data because their MSBs (bit 8 or SCCR0 <RB80>) are set to "0" to disable the interrupt INTRX0.
When the WLIQ bit is cleared to "0", the interrupt

When the WU0 bit is cleared to "0", the interrupt INTRX0 occurs, so that the slave controller can read the receiving data.

The slave controllers (WU0 = 0) transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.

Setting example: To link two slave controllers seri-

ally with the master controller, and use the internal clock Ø/1 (fc/2) as the transfer clock.



· Setting the master controller

• Setting the slave controller 2

```
\chi Select P70 as RxD0 pin and P71 as TxD0 pin (open drain
          P7CR ← - - - - - 1 0
          P7FR ← - - - - 1 1
                                     ∫ output).
Main
          INTE2 ← - - - - - 1 1
                                        Enable INTRX0 and INTTX0.
                                        Set <WU0> to "1" in the 9-bit UART transmission mode
          SCMOD0 \leftarrow 0 \ 0 \ 1 \ 1 \ 1 \ 1 \ 0
                                         with transfer clock \phi1 (fc/2).
          Acc ← SCBUF0
INTRX0
          if Acc = Select code
interrupt
          then SCMOD0← - - - 0 - - - -
                                            Clear < WU0 > to "0".
         (Note) X; Don't care
                                   -; No change
```

# (1) Serial Channel (SIO1) (3.8.4 ~ 3.8.6)

SCMOD1, SCCR1, BRGCR1, and P7FR. Transmitted and received data are stored in register SCBUF1

# 3.8.4 Control Registers

The serial channel SIO1 is controlled by 4 control registers





Figure 3.8 (9). Serial Channel Mode Register (SCMOD1)



Note: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.8 (10). Serial Channel Mode Control Register (SCCR1)





Figure 3.8 (11). Serial Transmission/Receiving Registers (SCBUF1)



Note: To use the baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN mode.

Figure 3.8 (12). Baud Rate Generator Control Registers (BRGCR1)




Figure 3.8 (13). Port 7 Function Register

# 3.8.5 Configuration

Figure 3.8 (14) shows the serial channel block diagram.




Figure 3.8 (14). Serial Channel (SIO2) Block Diagram

## ① Baud rate generator

Baud rate generator comprises a circuit that generates transmission and receiving clocks that determine the transfer rate of the serial channel.

The input clock to the baud rate generator,  $\emptyset$ T0 (fc/4),  $\emptyset$ T2 (fc/16),  $\emptyset$ T8 (fc/64), or  $\emptyset$ T32 (fc/256) is generated by the 9-bit prescaler which is shared by the timers. One of these input clocks is selected by the baud rate generator control register BRGCR1 <BG11,01>.

The baud rate generator includes a 4-bit frequency divider, which divides frequency by 2 ~ 16 values to determine the transfer rate.

How to calculate a transfer rate when the baud rate generator is used is explained below.

#### • UART mode

• I/O interface mode

The relation between the input clock and the source

clock (fc) is as follows.

Accordingly, when source clock fc is 12.288MHz, input clock øT2 (fc/16), frequency divider is 5, the transfer in UART mode becomes as follows.

Transfer rate = 
$$\frac{\text{fc/16}}{5}$$
  $\div 16$ 

$$= 12.288 \times 10^6 / 16 / 5 / 16 = 9600 \text{ (bps)}$$

Table 3.8 (1) shows an example of the transfer in UART mode.

Also with 8-bit timer 1, the serial channel (SIO1) can get transfer rate. Table 3.8 (2) shows an example of baud rate using timer 2.

Table 3.8 (3) Selection of Transfer Rate (1) (When Baud Rate Generator is Used) Unit: Kbps

Source clock (fc)	Input clock	øT0	øT2	øT8	øT32
	Frequency divisor	(fc/4)	(fc/16)	(fc/64)	(fc/256)
9.8304MHz	-	2457.600	614.400	153.600	38.400
-	2	76.800	19.200	4.800	1.200
-	4	38.400	9.600	2.400	0.600
-	8	19.200	4.800	1.200	0.300
-	0	9.600	2.400	0.600	0.150
12.288MHz –		3072.000	786.000	192.000	48.000
-	5	38.400	9.600	2.400	0.600
-	А	19.200	4.800	1.200	0.300
14.7456MHz	_	3686.400	921.600	230.400	57.600
- 3		76.800	19.200	4.800	1.200
- 6		38.400	9.600	2.400	0.600
-	С	19.200	4.800	1.200	0.300

fc	12.288	12	9.8304	8	6.144 MHz	
TREG2	MHz	MHz	MHz	MHz		
1H	96	_	76.8	62.5	48	
2H	48	_	38.4	31.25	24	
3H	32	31.25	-	-	16	
4H	24	_	19.2	_	12	
5H	19.2	_	_	-	9.6	
8H	12	-	9.6	-	6	
AH	9.6	_	_	-	4.8	
10H	6	_	4.8	_	3	
14H	4.8	-	-	-	2.4	

Table 3.8 (4) Selection of Transfer Rate (2) (When Timer 0 (Input Clock øT1) is Used) Unit: Kbps

How to calculate the transfer rate (when timer 2 is used0)

Baud rate = 
$$\frac{1}{TREG2} \times \frac{1}{16} \times (Input clock of timer 2)$$

### 2 Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

### 1) I/O interface mode

When in SCLK1 output mode with the setting of SCCR1 <IOC1> = "0", the basic clock will be generated by dividing by 2 the output of the baud rate generator described before. When in SCLK1 input mode with the setting of SCCR1 <IOC1> = "1", the rising edge or the falling edge will be detected according to the setting of SCCR1 <SCLK1> register to generate

the basic clock.

## 2) Asynchronous communication (UART) mode

According to the setting of SCMOD1 <SC11,01>, the above baud rate generator clock, internal clock Ø1 (fc/2) (312.5 Kbaud at 10MHz), or the match detect signal from timer 0 will be selected to generate the basic clock SIOCK.

# ③ Receiving counter

The receiving counter is a 4-bit binary counter used in asynchronous communication (UART) mode and counts up by SIOCLK1. 16 pulses of SIOCLK1 are used for receiving 1 bit of data, and the data is sampled three times at the 7th, 8th and 9th clock.

With the three samples, the received data is evaluated by the rule of majority.

For example, if the sampled data is "1", "0" and "1" at 7th, 8th and 9th clock, respectively, the received data is evaluated as "1". The sampled data "0", "0", and "1" is evaluated that the received data is "0".

#### Receiving control

#### 1) I/O interface mode

When in SCLK1 output mode with the setting of SCCR1 <IOC1> = "0", RxD1 signal will be sampled at the rising edge of shift clock which is output to SLCK pin.

When in SCLK1 input mode with the setting of SCCR1 <IOC1> = "1", RxD1 signal will be sampled at the rising edge or the falling edge of SCLK1 input according to the setting of SCCR1 <SCLKC1> register.

# 2) Asynchronous communication (UART) mode

The receiving control has a circuit for detecting the start bit by the rule of majority. When two or more "0" are detected during 3 samples, it is recognized as normal start bit and the reciving operation is started.

Data being received are also evaluated by the rule of majority.

#### ⑤ Receiving buffer


To prevent overrun from occurring, the receiving buffer has a double structure. Received data are stored one bit by one bit in the receiving buffer 1 (shift register type). When 7 bits or 8 bits of data are stored in the receiving buffer 1, the stored data are transferred to another receiving buffer 2 (SCBUF1), generating an interrupt INTRX1. The CPU reads only receiving buffer 2 (SCBUF1). Even before the CPU reads the receiving buffer 2 (SCBUF1), the received data can be stored in receiving buffer 1. However, unless the receiving buffer 2 (SCBUF1) is read before all bits of the next data are received by the receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of receiving buffer 2 and SCCR1 <RB81> is still preserved.

The parity bit added in 8-bit UART mode and the most significant bit (MSB) in 9-bit UART mode are stored in SCCR1 <RB81>.

When in 9-bit UART, the wake-up function of the slave controllers is enabled by setting SCMOD1 <WU1> to "1", and interrupt INTRX occurs only when SCCR1 <RB81> is set to "1".

#### **©** Transmission counter

Transmission counter is a 4-bit binary counter which is used in asynchronous communication (UART) mode and, like a receiving counter, counts by SIOCLK1 clock, generating TxDCLK1 every 16 clock pulses.



#### Transmission controller

### 1) I/O interface mode

In SCLK1 output mode with the setting of SCCR1 <IOC1> = "0", the data in the transmission buffer are output bit by bit to TxD1 pin at the rising edge of shift clock which is output from SLCK1 pin.

In SCLK1 input mode with the setting of SCCR1 <IOC1> = "1", the data in the transmission buffer are output bit by bit to TxD1 pin at the rising edge or falling edge of SCLK input according to the setting of SCCR1 <SCLKC1> register.

### 2) Asynchronous communication (UART) mode

When the transmission data are written in the transmission buffer sent from the CPU, transmission starts at the rising edge of the next TxDCLK1, generating a transmission shift clock TxDSFT1.

# ® Transmission buffer

Transmission buffer SCBUF1 shifts out and sends the transmission data written from the CPU from the least significant bit (LSB) in order, using transmission shift clock TxDSFT1 which is generated by the transmis-

sion control. When all bits are shifted out, the transmission buffer becomes empty and generates INTTX1 interrupt.

## Parity control circuit

When serial channel control register SCCR1 <PE1> is set to "1", it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART or 8-bit UART mode. With SCCR1 <EVEN1> register, even (odd) parity can be selected.

For transmission, parity is automatically generated according to the data written in the transmission buffer SCBUF, and data are transmitted after being stored in SCBUF1 <TB71> when in 7-bit UART mode while in SCMOD1 <TB81> in 8-bit UART mode. <PE1> and <EVEN1> must be set before transmission data are written in the transmission buffer.

For receiving, data are shifted in the receiving buffer 1, and parity is added after the data are transferred in the receiving buffer 2 (SCBUF1), and then compared with <RB71> of SCBUF0 when in 7-bit UART mode and with SCCR1 <RB81> when in 8-bit UART mode. If they are not equal, a parity error occurs, and SCCR1 <PERR1> flag is set.

#### ® Error flag

Three error flags are provided to increase the reliability of receiving data.

### 1) Overrun error (SCCR1 < OERR1>)

If all bits of the next data are received in receiving buffer 1 while valid data are still stored in receiving buffer 2 (SCBUF1), an overrun error will occur.

# 2) Parity error (SCCR1 <PERR1>)

The parity generated for the data shifted in receiving buffer 2 (SCBUF1) is compared with the parity bit received from the RxD1 pin. If they are not equal, a parity error occurs.

## 3) Framing error (SCCR1 <FERR1>)

The stop bit of received data is sampled three times around the center. If the majority results is "0", a framing error occurs.

## (11) Generation Timing

## 1) UART mode

## Receiving

Mode	Mode 9 Bit		8 Bit, 7 Bit + Parity, 7 Bit		
Interrupt timing	errupt timing Center of last bit (Bit 8)		Center of stop bit		
Framing error timing	I Lienter of ston hit I Lie		Center of stop bit		
Parity error timing	Parity error timing Center of last bit (Bit 8)		Center of stop bit		
Over-run error timing			Center of stop bit		

Note: Framing error occurs after an interrupt has occurred. Therefore, to check for framing error during interrupt operation, it is necessary to wait for 1 bit period of time.

### **Transmitting**

Mode	9 Bit	8 Bit + Parity	8 Bit, 7 Bit + Parity, 7 Bit	
Interrupt timing	Just before last bit is transmitted	<b>←</b>	<b>←</b>	

### 3.8.6 Action Explanation


(1) Mode 0 (I/O Interface Mode)

This mode is used to increase the number of I/O pins

of TMP90CM36 for transmitting or receiving data to or from the external shifter register.

This mode includes SCLK1 output mode to output synchronous clock SCLK1 and SCLK1 input mode to input external synchronous clock SCLK1.

· Example of SCLK1 output mode connection



· Example of SCLK1 input mode connection




Figure 3.8 (15). I/O Interface Mode

### ① Transmission

In SCLK1 output mode, 8-bit data and synchronous clock are output from TxD1 pin and SLCK1 pin,

respectively, each time the CPU writes data in the transmission buffer. When all data is output, IRF2 <IRFTX1> will be set to generate INTTX interrupt.




Figure 3.8 (16). Transmitting Operation in I/O Interface Mode (SCLK1 Output Mode)

In SCLK1 output mode, 8-bit data are output from TxD1 pin when SLCK1 input becomes active while data are written in the transmission buffer by CPU.

When all data are output, <IRFTX1> will be set to generate INTTX1 interrupt.




Figure 3.8 (17). Transmitting Operation in I/O Interface Mode (SCLK1 Input Mode)

# ② Receiving

In SCLK1 output mode, received data are read by the CPU, and synchronous clock is SCLK1 pin and the next data are shifted in the receiving buffer 1 whenever

the receive interrupt flag IRF2 <IRFRX1> is cleared. When 8-bit data are received, the data will be transferred in the receiving buffer 2 (SCBUF1), and <IRFRX1> will be set again to generate INTRX1 interrupt.




Figure 3.8 (18). Receiving Operation in I/O Interface Mode (SLCK1 Output Mode)

In SCLK1 input mode, received data are read by the CPU, and the next data is shifted in the receiving buffer 1 when SCLK1 input becomes active while the receive interrupt flag <IRFRX1> is cleared. When 8-bit

data is received, the data will be transferred in the receiving buffer 2 (SCBUF1), and <IRFRX1> will be set again to generate INTRX1 interrupt.




Figure 3.8 (19). Receiving Operation in I/O Interface Mode (SLCK Input Mode)

For data reception, the system must be placed in the

receive enable state (SCMOD1 <RXE1> = "1")

# (2) Mode 1 (7-bit UART Mode)

7-bit mode can be set by setting serial channel mode register SCMOD1 <SM11,01> to "01".

In this mode, a parity bit can be added, and the addition of a parity bit can be enabled or disabled by serial channel control register.

SCCR1 <PE1>, and even parity or odd parity is selected by SCCR1 <EVEN1> when <PE1> is set to "1" (enable).

Setting Example: When transmitting data with the fol-

lowing format, the control registers should be set as described below.




(Note) X; Don't care -; No change

# (3) Mode 2 (8-bit UART mode)

8-bit UART mode can be specified by setting SCMOD1 <SM11,01> to "10".

In this mode, a parity bit can be added, the addition of a parity bit is enabled or disabled by SCCR1 <PE1>, and even parity or odd parity is selected by SCCR1 <EVEN1> when <PE1> is set to "1" (enable).

Setting Example: When receiving data with the following format, the control registers should be set as described below.



— Direction of transmission (transmission rate: 9600 bps @ fc = 12.288 MHz)

#### Main setting

```
7 6 5 4 3 2 1 0

P7CR ← - - - - - 1 - - Specify P72 (RxD1) as the input pin.

SCMOD1← - 0 1 X 1 0 0 1 Enable receiving in 8-bit UART mode.

SCCR1 ← X 0 1 X X X X Add an odd parity.

BRGCR1← 0 X 0 1 0 1 0 1 Set transfer rate at 9600 bps.

TRUN ← X X 1 - - - - Start the prescaler for the baud rate generator.

INTE2 ← - - - - 1 - - 1 Enable INTRX1 interrupt.
```

#### INTRX1 processing

```
Acc ← SCCR1 AND 00011100 Check for error.

if Acc ≠ 0 then error

Acc ← SCBUF1 Read the received data.

(Note) X; don't care -; no change
```

# (4) Mode 3 (9-Bit UART Mode)


The 9-bit UART mode can be specified by setting SCMOD1 <SM11,01> to "11". In this mode, parity bit cannot be added.

For transmission, the MSB (9th bit) is written in SCMOD1 <TB81>, while in receiving it is stored in SCCR1 <RB81>. For writing or reading the buffer, the MSB is read or written first then SCBUF1.

# Wake-up function

In 9-bit UART mode, the wake-up function of slave controllers is enabled by setting SCMOD1 <WU1> to "1".

The interrupt INTRX1 occurs only when SCCR1 <RB81> = 1.



Note: TxD1 pin of the slave controllers must be in open drain output mode.

Figure 3.8 (20). Serial Link Using Wake-up Function

#### **Protocol**

- Select the 9-bit UART mode for the master and slave controllers.
- ② Set the SCMOD1 <WU1> bit of each slave controller to "1" to enable data receiving.
- ③ The master controller transmits one-frame, including the 8-bit select code of the slave controllers. The MSB (bit 8) SCMOD1 <TB81> is set to "1".



- Each slave controller receives the above frame, and clears WU bit to "0" if the above select code matches its own select code.
- The master controller transmits data to the specified slave controller whose SCMOD1 <WU1> bit is cleared to "0". The MSB (bit 8) SCMOD1 <TB81> is set to "0".




® The other slave controllers (with SCMOD1 <WU1> bit remaining at "1") ignore the receiving data because their MSBs (bit 8 or SCCR1 <RB81>) are set to "0" to disable the interrupt INTRX1.
When the WU1 bit is cleared to "0", the interrupt

When the WU1 bit is cleared to "0", the interrupt INTRX1 occurs, so that the slave controller can read the receiving data.

The slave controllers (WU1 = 0) transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.

Setting example: To link two slave controllers seri-

ally with the master controller, and use the internal clock Ø/1 (fc/2) as the transfer clock.



· Setting the master controller

• Setting the slave controller 2

```
P7CR \leftarrow - - - 1 - 0 - - \chi Select P72 as RxD1 pin and P74 as TxD1 pin (open drain
          P7FR ← - - - 1 1 - - -
                                      ∫ output).
Main
          INTE2 ← - - - 1 1 - -
                                         Enable INTRX1 and INTTX1.
          SCMOD1 + 0 0 1 1 1 1 1 0
                                         Set <WU1> to "1" in the 9-bit UART transmission mode
                                         with transfer clock \phi 1 (fc/2).
          Acc ← SCBUF1
INTRX1
          if Acc = Select code
interrupt
          then SCMOD1 \leftarrow - - - 0 - - - - Clear <WU1> to "0".
         (Note) X; Don't care
                                   -; No change
```

# 3.8.7 Configuration

The serial channels are connected to external circuits through

three-pin serial ports: SCLK2 (P76), TXD2 (P77) and RXD2 (P75).




Figure 3.8 (21). Block Diagram of Serial Channels (SIO2)

Serial clock SIO2 pulses make the following selections through the serial channel mode register SCMOD2.

① Clock Source Selection

<SCLKS2> selects either an internal or external clock as the clock source.

a. (Internal clock)

SCMOD2 <CLK1, CLK0> selects the speed of either øT1 (fc/4), øT1 (fc/8), øT4 (fc/32), or øT16 (fc/128) serial clock. The serial clock pulse is externally output from the SCLK2 pin.

The serial clock automatically stops after it ends the "1-frame" serial operation. It waits until next serial operation.

b. (External clock)

<SCLK2> uses the clock pulse externally supplied to the SCLK2 pin as the serial clock pulse.

2 Shift Edge Selection

a. Rising edge shift

Data shifts on the serial clock pulses's rising edge (falls at the SCLK2 pin).

b. Falling edge shift

Data shifts on the serial clock pulses's falling edge (rises at the SCLK2 pin or no falling edge shift in send mode)

## 3.8.8 Explanation of Operations

The send, receive and simultaneous send-receive modes for SCMOD2 <SMD1, SMD0>.

#### (1) Send Mode

The first send data is written into buffer registers SCBUF after the send mode is set in the command register. (Data will not be written into the buffers if the command register is not in send mode.) Then, storing "1" into serial transfer control registers SCMOD2 <SIOE> starts the send. As the send starts, the send data is synchronized with serial clock pulses and sequentially output from the TxD2 pin on the LSB side. At the same time, the send data is transferred from the buffer registers to the shift registers. Since the buffer registers are empty, buffer empty interrupt INTTX2 is generated to request the next send data.

When the interrupt service program writes the next send data into the buffer register, the interrupt request signal isn't cleared to "0".

(Internal clock pulse)

In the internal clock operations, if all data is sent and no subsequent data is stored in the register, the serial clock pulse stops and a wait begins.


(External clock pulses)

In the internal clock operation, data must be stored in the buffer registers before the next data shift operation begins. The transfer speed in an interrupt service program is determined by the maximum delay time from the interrupt request generation to buffer register data write.


To end a send, the buffer empty interrupt service program disables (clears to "0") serial transfer control register SCMOD2 <SIO0E> instead of writing the next send data. When serial transfer control is disabled, the serial transfer ends when the send data now being shifted out is finished being sent.

The end of send can be determined by the status of serial transfer monitor flag SCMOD2 <FFSI>. In the external clock operation, the serial transfer control register SCMOD2 <SIOE> must be disabled before starting the next send data shift operation.

If the serial transfer control register SCMOD2 <SIOE> is not disabled before the shift operation begins, operations stop after sending the next send data (dummy).



(a) Internal clock operation (with wait operation) in send mode



(b) Internal clock operation (with wait operation) in send mode

Figure 3.8 (22). Chart of Serial Channel 0 Send Mode Timing

#### (2) Receive Mode

Setting the command register to receive mode, then setting serial serial transfer control SCMOD2 <SIOE> to enable makes receive possible. Shift data is synchronized with serial clock pulses and fetched from the RxD2 pin. When data is fetched, it is transferred from the shift register to the buffer register and the buffer-full interrupt INTRX2 is generated to request a read of receive data.

When the interrupt service program read the next receive data from the buffer register, the interrupt request signal is cleared. The following data continues to be fetched after the interrupt is generated.

After the interrupt request is cleared, data is transferred from the shift register to the buffer register when data is fetched.

### (Internal clock pulses)

In the internal clock operation, if the previous receive data has not been read from the buffer regfister after the next data is fetched, the serial clock stops and waits until the previous data is read.

# (External clock pulses)

In the external operation, shift operations are synchronized with externally supplied clock pulses. The data is read before the next receive data is transferred into the buffer register. If the previous data has not been read, the receive data will not be transferred into the buffer registers and all subsequently input receive data will be cancelled. The maximum transfer speed of the external clock operation is determined by the maximum delay time from interrupt request generation to receive data read.

Rising and falling edge shifts can be selected in the receive mode. Because data is fetched on the serial clock pulses's rising edge in the rising edge shift, the first shift data must already be input to the RxD2 pin when the initial serial clock pulses are applied at transfer start.

### (3) Send-Receive Mode

The first send data is written into buffer registers SCBUF2 after the send-receive mode is set by the command register. Setting the serial transfer control register SCMOD2 <SIOE> to 1 enables receiving or sending data. Send data is output from the TxD2 pin on the rising edge of the serial clock pulse, while receive data is fetched from the RxD2 pin on the falling edge of the serial clock pulse.

When data is fetched, data is transferred from the shift registers to the buffer registers and buffer-full interrupt INTRX2 is genrated to request receive data read. When the interrupt service program reads the next receive data from the buffer register, the interrupt request signal is cleared.

### (Internal clock pulses)

In the internal clock operation, a wait begins until the received data is read and the next send data is written.

#### (External clock pulses)


In the external clock operation, the receive data must be read and the next send data written before starting the next shift operation, because the shift operation is synchronized with the external supplied clock pulses. The maximum transfer speed of the external clock operation is determined by the maximum delay time from interrupt request generation to send data fetch and receive data write.

Because the same buffer registers are used for send and receive, always ensure that send data is written after 8 bits of receive data are fetched.


To end send-receive, disable the serial transfer control register. When the serial transfer control register is disabled, send-receive ends afetr receive data is organized and transferred to the buffer register.

The program checks the end of send-receive by reading serial transfer monitor flags SCMOD2 <FFSI>.






(a) Receive mode internal clock operation (with falling edge shift / wait)




(b) Receive mode external clock operation (falling edge shift)

Figure 3.8 (23) - 1. Chart of Serial Channel ø Send-Receive Mode (Falling Edge Shift) Timing





(a) Receive mode internal clock operation (with rising edge shift / wait)



(b) Receive mode external clock operation (rising edge shift)

Figure 3.8 (23) - 2. Chart of Serial Channel ø Send-Receive Mode (Falling Edge Shift) Timing




Figure 3.8 (24) - 1. Serial Channel Control Register




Figure 3.8 (24) - 2. Serial Channel Buffer Registers

# 3.9 Time Base Counter (TBC)

The TMP90CM36 has a 20-bit time base counter. This time base counter can select from the fundamental clock (fc) divided by 2, it divided by 3 or external input clock (EXIN).

The various outputs of this time base timer are used as reference signals for 24-bit capture and timing pulse generator (TPG).

The contents of the time base counter can be read with registers TBCD0 and TBCD1.

Interrupts can be generated from the TBC11 ~ TBC20 output signals of the time base counter.

When an INT TB interrupt has been generated, it is possible to determine whether the interrupt generation destination is INTTBC1 or INTTBC2 by reading CFREG <FTBC2,1>.

Table 3.9 (1) Time Base Counter and Cycle

TBC	1	2	3	4	5	6	7	8	9	10
(sec)	2 <sup>2</sup> / fc	2 <sup>3</sup> / fc	2 <sup>4</sup> / fc	25 / fc	2 <sup>6</sup> / fc	2 <sup>7</sup> / fc	2 <sup>8</sup> / fc	2 <sup>9</sup> / fc	2 <sup>10</sup> / fc	2 <sup>11</sup> / fc
@fc = 12.5 MHz (μsec)		0.64	1.28	2.56	5.12	10.24	20.48	40.96	81.92	163.84

11	12	13	14	15	16	17	18	19	20
2 <sup>12</sup> / fc	2 <sup>13</sup> / fc	2 <sup>14</sup> / fc	2 <sup>15</sup> / fc	2 <sup>16</sup> / fc	2 <sup>17</sup> / fc	2 <sup>18</sup> / fc	2 <sup>19</sup> / fc	2 <sup>20</sup> / fc	2 <sup>21</sup> / fc
327.68	655.36	1310.72	2621.44	5242.88	10485.76	20971.52	41943.04	83886.08	167772.16




Figure 3.9 (1). Time Base Counter (TBC) Block Diagram




Figure 3.9 (2). Time Base Counter Mode Register (TBMOD)




Figure 3.9 (3). Time Base Counter Related Register

# 3.10 Timing Pulse Generators (TPG)

The TMP90CM36 has a built-in 2 channels 24-bit x 4-stage timing pulse generation circuit with FIFO (TPG0, TPG1) that are used to control the various signals and mechanical parts.

Timing pulse generators (TPG) generate timing pulses that are synchronized with the time base counter (TBC) and which have an accuracy of 640ns (@ fc - 12.5MHz).




Figure 3.10 (1). TBG0 Block Diagram

# 3.10.1 Operation

© TPG0

#### 1) Data

TPG0 has a total of 2 bits and 4 stages of FIFO: 6 bits in the output data register TPGREG0 and 16 bits in the comparator data registers TPGD00 and TPGD01.

The value written to the output data register is output when the values written to the comparator data registers and the TBC3 - TBC18, the TBC4 ~ TBC19 or the TBC5 ~ TBC20 values match.

Writing data to the TPGREGO byte of the data registers increments the FIFO address. Thus, write data to memory addresses TPGD00, TPGD01, and TPGREGO, in that order.

# 2) FIFO

TPG0 has 4-stage FIFO (First In First Out) circuit. This FIFO generates an interrupt signal when the data becomes empty.

This interrupt signal is not generated after a reset or TP reset. Once data have been written to the data register and FIFO has been incremented, an interrupt is generated when data written to the output data register is

output and FIFO becomes empty.
The interrupt is controlled with TPCREGO <ENMINTO>.

## 3) TP Reset

The CFREG <TPFRS0> register resets TPG0. Writing "1" to this register resets the following TPG0 circuits.

- ① FIFO address counter
- ② FIFO status
- 3 Empty interrupt flag

Note: The TPG0 output buffer is not reset; therefore, the previous TP value is retained.

This buffer is cleared to "0", however, by system resets.

### © TPG1

TPG1 operate the same TPG0.

# 3.10.2 Control Register




Figure 3.10 (2) - 1. TPG0, TGP1 Related Registers




Figure 3.10 (2) - 2. TPG0, TGP1 Related Registers




Figure 3.10 (2) - 3. TPG0, TGP1 Related Registers

146




Figure 3.10 (2) - 4. TPG0, TGP1 Related Registers

## 3.11 Capture Circuit

The TMP90CM36 has a RAM with 24-bits, 4-step FIFO to simplify various time measurements. The time (20-bit data from TBC1 - TBC20) is written in real time together with the

input data in RAM by the servo input signals.

The latch is operated and INTCAP interrupts to the CPU are generated but he input signals.

Figure 3.11 (1) is a block diagram of the capture circuit.




Figure 3.11 (1). Block Diagram of Capture Circuit

148

## 3.11.1 Explanation of Operations

## 1) Capture

There are 4 input sources for the capture circuit: CAP0, CAP1, CAP2, CAP3 (VP) signals. A total 24 bits, the 4 input signal bits and the 20-bit values from the time base counter (TBC1 - TBC20) to the 3 bytes at CAPREG0 ~ 2 are latched using the input signal edge (Select the rising-edge or the falling-edge). The 24-bit data is obtained by reading the data\* at the addresses in the sequence CAPREG0, CAPREG1 and CAPREG2.

Note: \*This address must always be read last because reading the data at address CAPREG2 shifts the FIFO address.

### 2) FIFO

Because this capture circuit uses the FIFO (First In First Out) method, it always reads the data that is latched first. If the 4-step FIFO contents are full, the capture operation is disabled by the input signal. The FIFO status register (CAPFST) will be FFH when this happens. When the CAPFST is 00H, FFH is read out when capture data is read out. Always read the capture data out when the FIFO status register is not "0" or after the INTCAP interrupt is generated.

### 3) CAP Reset

The capture circuit has a software reset in addition to its system reset.

Writing "1" into the CFPREG < CAFRS> resets the following circuits:

- ① FIFO address counter
- 2 FIFO status

## 3.11.2 Control Registers




Figure 3.11 (2). Capture Related Register

## 3.12 PWM (Pulse Width Modulation) Output

The TMP90CM36 has 2 built-in channels for outputting pulse width modulation (PWM). D/A conversion output can be obtained by attaching an external low-pass filter for simple motor control.

One cycle in 12-bit resolution PWM output is TM = 212/(fc/2) [seconds]. Upper 7-bit PWM data latch data control pulse width for the carrier frequency in time TS (TS = TM/

32)[seconds]. When the upper 7-bit data is n (n = 0 to 128), the low level pulse width is n\*t (t = 2/(fc/2)) with TS as the cycle.

The lower 5-bit data controls the applied pulses of width t in "32" time periods TS (i) (i = 0 - 31) within the TM cycle. The low level pulse width is (n + 1) \*t in the period in which applied pulses are output.

$$\begin{array}{c} \text{(when fc=16.0MHz)} \\ \\ T_{M} \stackrel{.}{=} 1.953 \, \text{kHz} \\ \\ T_{S} \stackrel{.}{=} 62.5 \, \text{kHz} \end{array} \right)$$




Figure 3.12 (1)




Figure 3.12 (2). Block Diagram of PW0 and PW1

## 3.12.1 Control Register




Figure 3.12 (3) - 1. PWM Related Register




Figure 3.12 (3) - 2. PWM Related Register

## 3.13 Analog/Digital Converter

TMP90CM36 contains a high-speed, high-accuracy analog/digital converter (A/D converter) with 8-channel analog input that features 8-bit sequential comparison.

Figure 3.13 (1) shows the block diagram of the A/D converter. 8-channel analog input pins (AN7 to AN0) are shared by input-only port P6 and so can be used as input port.




Figure 3.13 (1). Block Diagram of A/D Converter

### 3.13.1 Control Registers




Figure 3.13 (2). A/D Conversion Mode Register (ADMOD)




Figure 3.13 (3). A/D Conversion Result Register (ADREG0 ~ 3)




Figure 3.13 (4). A/D Converter Channel Select Register

#### 3.13. 2 Operation

### (1) Analog Reference Voltage

High analog reference voltage is applied to the AVCC pin, and the low analog voltage is applied to AVSS pin. The reference voltage between AVCC and AVSS is divided by 256 using ladder resistance, and compared with the analog input voltage for A/D conversion.

### (2) Analog Input Channels

Analog input channel is selected by ADMOD <ADCH1,0>, ADMOD <ADCH2>. However, which channel to select depends on the operation mode of the A/D converter.

In fixed analog input mode, one channel is selected by ADMOD <ADCH1,0>, ADMOD <ADCH2> among three pins: AN0 to AN3.

In analog input channel scan mode, the number of channels to be scanned from AN0 is specified by ADMOD <ADCH1,0>, ADMOD <ADCH2>, such as AN0 ⇒ AN1, AN0 ⇒ AN1 ⇒ AN2, and AN0 ⇒ AN1 ⇒ AN2 ⇒ AN3 or the number of channels to be scanned from AN4 is such as AN4 ⇒ AN5, AN4 ⇒ AN5 ⇒ AN6, AN4 ⇒ AN5 ⇒ AN6 ⇒ AN7.

When reset, A/D conversion channel register will be initialized to ADMOD <ADCH1,0> = 00, ADCH <ADCH2> = 0 so that AN0 pin will be selected.

The pins which are not used as analog input channel can be used as ordinary input port P5.

### (3) Starting A/D Conversion

A/D conversion starts when A/D conversion register ADMOD <ADS> is written "1". When A/D conversion starts, A/D conversion busy flag ADMOD <ADBF> which indicates "A/D conversion is in progress" will be set to "1".

#### (4) A/D Conversion Mode

Both fixed A/D conversion channel mode and A/D conversion channel scan mode have two conversion modes, i.e., single and repeat conversion modes. In fixed channel repeat mode, conversion of specified one channel is executed repeatedly. In scan repeat mode, scanning from AN0 ··· ⇒ AN3 or from AN4, ··· ⇒ AN7 is executed repeatedly. A/D conversion mode is selected by ADMOD <REPET, SCAN>.

### (5) A/D Conversion Speed Selection

There are two A/D conversion speed modes: high speed mode and low speed mode. The selection is executed by ADMOD <ADCS> register.

When reset, ADMOD <ADCS> will be initialized to "0", so that high speed conversion mode will be selected.

Main setting

INTEO ← - - - 1 - - - - Enable INTAD.

Specify AN3 pin as an analog input channel and starts A/D conversion in high speed mode.

INTAD routine

A ← ADREG37

Read the value of ADREG37 into the accumulator and store the value of the accumulator in the memory at FF10H.

 $\ \ \,$  When the analog input voltage of AN0~AN2 pins is kept A/D converted in high speed conversion channel scan repeat mode

 INTEO ← X - 0 - - - - - Disable INTAD.

 ADCH ← X X X X X X X X 0
 Start the A/D conversion of analog input channels

 ADMOD ← X X 1 1 0 1 1 0
 ANO~AN2 in the high-speed scan repeat mode.

 (Note) X; Don't care -; No change

- (6) A/D Conversion End and Interrupt
  - A/D conversion single mode

ADMOD <EOCF> for A/D conversion end will be set to "1", ADMOD <ADBF> flag will be reset to "0", and INTAD interrupt will be enabled when A/D conversion of specified channel ends in fixed conversion channel mode or when A/D conversion of the last channel ends in channel scan mode.

Interrupt requesting flip-flop is cleared only by resetting operation or reading the A/D conversion result storing register and cannot be cleared by instruction.

A/D conversion repeat mode

For both fixed conversion mode and conversion channel scan mode, INTAD will be disabled when in repeat mode. Always leave the INTEO <ADIS> flag at "0". Write "0" to ADMOD <REPET> to end the repeat mode. Then, the repeat mode will be exited as soon as the conversion in progress is completed.

(7) Storing the A/D Conversion Result

The results of A/D conversion are stored ADREG04 to ADREG37 registers for each channel. In repeat mode, the registers are updated whenever conversion ends. ADREG04 to ADREG37 are read-only registers.

(8) Reading the A/D Conversion Result

The results of A/D conversion are stored ADREG04 to ADREG37 registers. When the contents of one of ADREG0 to ADREG3 registers are read, ADMOD <EOCF> will be cleared to "0".

Setting example:

① When the analog input voltage of the AN3 pin pin is A/D converted and the results are read in the memory at FF10H by A/D interrupt INTAD routine.

## 3.14 8-Bit Power Supply Voltage Model D/A Converter

The TMP90CM36 contains 8-bit resolution D/A voltage with the following merit.

- TMP90CM36 contains 2 channel in the 8-bit resolution D/A converter (R-2R formula)
- Analog voltage V which done output is decided setting values in register DAREGO, DAREG1.

Figure 3.14 (1) shows the block diagram of D/A converter.




Figure 3.14 (1). D/A Converter Block Diagram




Figure 3.14 (2). D/A Converter Related Register

HALT. Also HALT mode except stop mode continues to be output of conversion voltage in register values without relation HALT order.

## 3.14.1 Operation

If built-in D/A converter is D/A converter drive register DADRV <DA1DR, DA0DR> to "1", D/A converter conversion register DAREG1, DAREG0 changes values from digital to analog, and then it is output in conversion voltage from D-A1, D-A0 pin. Relate input data with output voltage shows Figure 3.14 (2).

Reset operations is reset <DA1DR, DA0DR> to "0", from D-A1, D-A0 pin is output "0V" also both DAREG1 and

DAREGO is reset "00H", therefore, if it set DADRV to "1" after reset, it will output "AVCC/4" (Explanation of Figure 3.14). When D/A converter is in use, register write DADRV to "1" the using channel. Future, if it write input data in the DAREG, it is output applicability analog values.

Moreover, if it is practice HALT order after nomination in the STOP mode (WDMOD < HALTM1, 0 > = 0,1), from D-A0, D-A1 pin without relation values DADRV, DAREG is output "0V".

## 3.15 Watchdog Timer (Looping Detection Timer)

The purpose of the watchdog timer (WDT) is to detect the start of CPU misoperation due to noise, etc., and bring it back to normal.

## 3.15.1 Configuration

The TMP90CM36F multiplexes the watchdog timer output (WDTOUT) and P80 (pin 30). P80 (output port) is switched to the WDTOUT pin and RESET is returned inside the chip by setting bit WDMOD <RESCR> = "1" of the watchdog timer mode register at address #FFD0H to "1".

Figure 3.15 (1) shows the WDT block diagram.




Figure 3.15 (1). Watchdog Timer Block Diagram


The watchdog timer is a 22-stage binary counter that uses (fc/2) as the input clock.

The binary counter outputs are  $2^{16}$ /fc,  $2^{18}$ /fc,  $2^{20}$ /fc and  $2^{22}$ /fc. One of these outputs is used for watchdog timer output WDTOUT.

WDTOUT outputs "0" to reset the peripheral devices

when the watchdog timer overflows.

WDTOUT also is connected to RESET inside the WDTOUT TMP90CM36. In this case, WDTOUT outputs "0" in a 32/fxtal = 2.0μsec (fxtal = 16MHz) cycle and simultaneously resets the TMP90CM36.



### 3.15.2 Control Registers

The watchdog timer (WDT) is controlled by two control registers (WDMODE and WDCR).

- (1) Watchdog Timer Mode Register (WDMOD
  - ① Watchdog timer detection time setting (WDTP)

This is a 2-bit flag used to set the watchdog timer interrupt time for looping (runaway) detection. This flag is initialized to WDMOD <WDTP0, 1> = 00 by resets, which results in a value of 216/fc [sec]. (The number of states is approximately 32.768.)

② Watchdog timer enable/disable control (WDTE)

This bit is initialized to WDTE = 1 by resets, which enables the watchdog timer.

To disable the watchdog timer, it is only necessary to clear this bit to "0" and write the disable code (B1H) to the WDCR register. It is difficult for the watchdog timer to be disabled by looping.

To disable the watchdog timer after it has been enabled, it is only necessary to write "1" to the <WDTE> bit.

③ Watchdog timer out reset connection (RESCR)

This flag is used to set whether or not the TMP90CM36 will be reset when looping is detected and whether or not to output WDTOUT.

<RESCR> is set to "1" by reset operations; therefore, pin 30 is set as the WDTOUT pin and connected internally to the RESET pin.

Pin 30 can be set as either the WDTOUT pin or port pin by overwriting <RESCR>. However, caution is required because a redundant structure is used to prevent misoperation. The <RESCR> bit is linked to the P38CR <WDTOUTC> therefore, it is always necessary to write "1" the <WDTOUTC> when the <RESCR> bit is overwritten.

The <RESCR> bit is set only after "1" is written to the <WDTOUTC> and then either "0" or "1" is written to the RESCR bit.

Writing to the <RESCR> bit automatically clears the <WDTOUTC> to "0"; therefore, when resetting the <RESCR> bit, again write "1" to the <WDTOUTC>.





Figure 3.15 (2). Flowchart of P80/WDTOUT Pin Switching



Note: To disable the watchdog timer, it is necessary to also write the disable code to the WDTCR register. Disable is not possible by writing to this register alone.

Figure 3.15 (3). Watchdog Timer Mode Register

(2) Watchdog Timer Control Register (WDCR)

This register enables and disables the watchdog timer, and clears the binary counter.

• Disable control

The watch timer is disabled by clearing WDMOD <WDTE> to "0" and then writing the disable code (B1H) to the WDCR register.

 WDMOD ← 0 - - - - X X
 Clears <WDTE > to "0"


 WDCR ← 1 0 1 1 0 0 0 1
 Writes the disable code (B1H)

- Enable control Set WDMOD <WDTE> to "1".
- Binary counter clear control

WDCR + 0 1 0 0 1 1 1 0

Writes the clear code (4EH).

The binary counter is cleared and restarts counting when the clear code (4EH) is written to WDCR.



B1H	Disable code
4EH	Clear code
Other than the above	

Figure 3.15 (4). Watchdog Timer Control Register

#### 3.15.3 Operation

The watchdog timer is a timer that outputs "0" level from the watchdog timer output pin (WDTOUT) after the detection time set with WDMOD <WDRP1, 0> elapses. The watchdog timer binary counter is cleared to "0" before an overflow occurs. If the CPU misoperates (loops) due to noise, etc., the binary counter will overflow unless the parity counter clear instruction is executed. The CPU can be returned to normal operation by

resetting internally. A reset can be applied to both the TMP90CM36 and CPU by connecting the WDTOUT pin to the RESET pins of the peripheral devices.

The watchdog timer again starts operating immediately after the reset is canceled.

The watchdog timer stops during the IDLE mode and STOP mode and operates during the RUN mode. The watchdog timer can also be disabled when entering the RUN mode.

Example: ① Clears the binary counter.

```
WDCR \leftarrow 0 1 0 0 1 1 1 0 Writes the clear code (4EH).
```

② Sets the watchdog timer detection time to 2<sup>18</sup>/fc

```
WDMOD \leftarrow 1 0 1 - - - X X
```

3 Disables the watchdog timer.

Sets the IDLE2 mode.

 $\bigcirc$  Sets the STOP mode (warmup time =  $2^{16}/\text{fc}$ )

```
WDMOD ← - - - 1 0 1 X X Sets the STOP mode.
Excute HALT instruction. Sets the standby mode.
```

# 4. Electrical Characteristics

TMP90CM36F/TMP90CM36T

## 4.1 Maximum Ratings

Symbol	Item	Rating	Unit
V <sub>CC</sub>	Power supply voltage	-0.5 ~ + 7	V
V <sub>IN</sub>	Input voltage	-0.5 ~ V <sub>CC</sub> + 0.5	V
$\Sigma_{IOL}$	Output current (Total)	100	mA
$\Sigma_{IOH}$	Output current (Total)	-70	mA
D	Down discipation (To. 0500)	F 500	
$P_{D}$	Power dissipation (Ta = 85°C)	T 600	mW
T <sub>SOLDER</sub>	Soldering temperature (10sec)	260	
T <sub>STG</sub>	Storage temperature	-65 ~ 150	°C
T <sub>OPR</sub>	Operating temperature	-20 ~ 70	°C

## **4.2 DC Electrical Characteristics**

 $V_{CC}$  = 5V  $\pm$  10%, TA = -20  $\sim$  70°C (1  $\sim$  16MHz) Typical Values are for TA = 25°C,  $V_{CC}$  = 5V.

Symbol	Item	Min	Max	Unit	Conditions
V <sub>IL</sub>	Input Low Voltage (P0)	-0.3	0.8	V	-
V <sub>IL1</sub>	P1, P2, P3, P4, P5, P5, P6, P7	-0.3	0.3V <sub>CC</sub>	V	-
V <sub>IL2</sub>	RESET, P81 (INTO), P82 (STBY)	-0.3	0.25V <sub>CC</sub>	V	-
V <sub>IL3</sub>	ĒĀ	-0.3	0.3	V	-
$V_{IL4}$	X1	-0.3	0.2V <sub>CC</sub>	V	-
V <sub>IH</sub>	Input High Voltage (P0)	2.2	V <sub>CC</sub> + 0.3	V	-
V <sub>IH1</sub>	P1, P2, P3, P4 , P5, P5, P6, P7	0.7V <sub>CC</sub>	V <sub>CC</sub> + 0.3	V	-
V <sub>IH2</sub>	RESET, P81 (INTO), P82 (STBY)	0.75V <sub>CC</sub>	V <sub>CC</sub> + 0.3	V	-
V <sub>IH3</sub>	EA	V <sub>CC</sub> - 0.3	V <sub>CC</sub> + 0.3	V	-
$V_{IH4}$	X1	0.8V <sub>CC</sub>	V <sub>CC</sub> + 0.3	V	-
V <sub>OL</sub>	Output Low Voltage	-	0.45	V	I <sub>OL</sub> = 1.6mA
V <sub>OH</sub> V <sub>OH1</sub> V <sub>OH2</sub>	Output High Voltage	2.4 0.75V <sub>CC</sub> 0.9V <sub>CC</sub>	- - -	V V V	$I_{OH} = -400\mu A$ $I_{OH} = -100\mu A$ $I_{OH} = -20\mu A$
I <sub>DAR</sub>	Darlington Drive Current (8 I/O Pins max)	-1.0	-3.5	mA	$V_{EXT} = 1.5V$ $R_{EXT} = 1.1k\Omega$
ILI	Input Leakage Current	0.02 (Typ)	±5	μA	$0.0 \le Vin \le V_{CC}$
I <sub>LO</sub>	Output Leakage Current	0.05 (Typ)	±10	μA	0.2 ≤ Vin ≤ V <sub>CC</sub> - 0.2
I <sub>cc</sub>	Operating Current (RUN) Idle	35 (Typ) 1.5 (Typ)	50 5	mA mA	$t_{OSC} = 16MHz$
100	STOP (TA = -20 ~ 70°C) STOP (TA = 0 ~ 50°C)	0.2 (Typ)	40 10	μA μA	0.2 ≤ Vin ≤ V <sub>CC</sub> - 0.2
V <sub>STOP</sub>	Power Down Voltage of (@STOP) (RAM back up)	2.0	6.0	V	$V_{IL1} = 0.2Vcc,$ $V_{IL2} = 0.8Vcc$
R <sub>RST</sub>	RESET Pull Up Register	50	150	ΚΩ	_
CIO	Pin Capacitance	-	10	pF	testfreq = 1MHz
V <sub>TH</sub>	Schmitt width (RESET, P81, P82)	0.4	1.0 (Typ)	V	_

Note:  $\ensuremath{\text{I}_{\text{DAR}}}$  is guaranteed for up to 8 optional ports.

## 4.3 AC Electrical Characteristics

 $\mbox{V}_{\mbox{CC}}$  = 5V  $\pm$  10% TA = -20  $\sim$  70°C (1  $\sim$  16MHz)

Cumbal	ltem	Var	iable	12.5MH	tz Clock	16MH	z Clock	Unit
Symbol	iteiii	Min	Max	Min	Max	Min	Max	UIIIL
t <sub>OSC</sub>	Oscillation cycle ( = X)	62.5	1000	80	_	62.5	-	ns
t <sub>AL</sub>	A0 ~ A7 effective address→ALE fall	0.5x - 15	-	25	-	16	-	ns
t <sub>LA</sub>	ALE fall→A0 ~ A7 hold	0.5x - 15	0.5x - 15 –	25	-	16	-	ns
t <sub>LL</sub>	ALE pulse width	x - 40	-	40	-	23	-	ns
t <sub>LC</sub>	ALE fall→RD/WR fall	0.5x - 30	-	10	-	1	-	ns
t <sub>CL</sub>	RD/WR rise→ALE rise	0.5x - 20	-	20	-	11	-	ns
t <sub>ACL</sub>	A0 ~ A7 effective address→RD/WR fall	x - 25	-	55	-	38	-	ns
t <sub>ACH</sub>	Upper effective address→RD/WR fall	1.5x - 50	-	70	-	44	-	ns
t <sub>CA</sub>	RD/WR fall→Upper address hold	0.5x - 20	-	20	-	11	-	ns
t <sub>ADL</sub>	A0 ~ A7 effective address—Effective data input	_	3.0x - 35	-	205	-	153	ns
t <sub>ADH</sub>	Upper effective address→Effective data input	_	3.5x - 55	-	225	-	164	ns
t <sub>RD</sub>	RD fall→Effective data input	-	2.0x - 50	-	110	-	75	ns
t <sub>RR</sub>	RD Pulse width	2.0x - 40	-	120	-	85	-	ns
t <sub>HR</sub>	RD rise→Data hold	0	-	0	-	0	-	ns
t <sub>RAE</sub>	RD rise→Address enable	x - 15	-	65	-	48	-	ns
t <sub>WW</sub>	WR pulse width	2.0x - 40	-	120	-	85	-	ns
t <sub>DW</sub>	Effective data→WR rise	2.0x - 50	-	100	-	65	-	ns
t <sub>WD</sub>	WR rise→Effective data hold	0.5x - 10	_	30	_	21	-	ns

## AC Measuring Conditions

• Output level: High 2.2V/Low 0.8V, $C_L = 50pF$ 

(However, CL = 100pF for AD0 ~ 7, A8 ~ 15, ALE,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ )

• Input level High 2.4V/Low 0.45V (D0 ~ D7)

High  $0.8V_{CC}/Low~0.2V_{CC}$  (excluding AD0 ~ AD7)

## 4.4 A/D Conversion Characteristics

 $\begin{array}{c} \mbox{V}_{CC} = 5\mbox{V} \pm 10\% \mbox{ TA} = -20 \sim 70^{\circ}\mbox{C} \\ \mbox{f} = 1 \sim 16\mbox{MHz} \end{array}$ 

Symbol	Parameter	Condition	Min	Max	Unit
AVCC	Analog reference voltage	Vcc - 1.5	Vcc	Vcc	
A <sub>GND</sub>	Analog reference voltage	Vss	Vss	Vss	V
$V_{AIN}$	Analog input voltage range	Vss	_	Vcc	
I <sub>REF</sub>	Analog reference voltage power supply current	-	0.5	1.0	mA
Error (Quantize	Total error $(TA = 25^{\circ}C, Vcc = V_{REF} = 5.0V)$	-	_	1.0	
error of ±0.5 LSB not included)	Total error	-	_	2.5	LSB

## 4.5 Timer/Counter Input Clock (TI2, TI4)

$$\label{eq:Vcc} \begin{split} V_{CC} = 5 V \pm 10\% \ TA = -20 \sim 70^{\circ} C \\ f = 1 \sim 16 MHz \end{split}$$

Symbol	ltem	Var	iable	12.5MF	Iz Clock	16MHz	Unit		
Symbol	Itelli	Min	Max	Min	Max	Min	Max	Uiiit	
t <sub>VCK</sub>	Clock cycle	8x + 100	-	740	-	600	-	ns	
t <sub>VCKL</sub>	Low clock pulse width	4x + 40	-	360	-	290	-	ns	
t <sub>VCKH</sub>	High clock pulse width	4x + 40	-	360	-	290	-	ns	

## **4.6 Interrupt Operation**

$$\label{eq:Vcc} \begin{split} V_{CC} = 5V \pm 10\% \ TA = -20 \sim 70^{\circ}C \\ f = 1 \sim 16 MHz \end{split}$$

Cumbal	ltem -	Var	iable	12.5MH	Iz Clock	16MHz	Unit	
Symbol		Min	Max	Min	Max	Min	Max	Ullit
t <sub>INTAL</sub>	INTO Low level pulse width	4x	-	320	_	250	-	ns
t <sub>INTAH</sub>	INTO High level pulse width	4x	-	320	-	250	-	ns
t <sub>INTBL</sub>	INT1, INT2 Low level pulse width	8x + 100	-	740	_	600	-	ns
t <sub>INTBH</sub>	INT1, INT2 High level pulse width	8x + 100	-	740	-	600	-	ns

## 4.7 D/A Conversion Characteristics (VCC = 5V, VSS = AVSS = 0V)

$$\label{eq:Vcc} \begin{split} V_{CC} = 5V \pm 10\% \ TA = -20 &\sim 70^{\circ}C \\ f = 1 &\sim 16 MHz \end{split}$$

Symbol	Item	Min	Тур	Max	Unit
-	Analysis ability	-	-	8	Bits
_	Absoluteness accuracy (VCC = AVCC = 5V)	-	-	1.0	%
t <sub>SU</sub>	Establishment time	-	-	3	μs
R <sub>0</sub>	Output resistance	1	2	4	kΩ
V <sub>AVSS</sub>	Analog power supply voltage	-	0	_	V
V <sub>DAVREF</sub>	Analog power supply voltage	4	_	V <sub>CC</sub>	V
I <sub>DAVREF</sub>	Reference power supply input current	0	2.5	5	mA

# 4.8 Serial Channel SIO1 Timing - I/O Interface Mode

# (1) SCLK1 Input Mode

 $\begin{array}{c} V_{CC} = 5V \pm 10\% \ TA = -20 \sim 70^{\circ}C \\ f = 1 \sim 16MHz \end{array}$ 

Symbol	Item	Varia	ble	12.5MH	Iz Clock	16MH	Unit	
Symbol	ILGIII	Min	Max	Min	Max	Min	Max	UIII
t <sub>SCY</sub>	SCLK1 cycle	16x	-	1.28	-	1	-	μs
t <sub>oss</sub>	Output data → Rising edge of SCLK	t <sub>SCY</sub> /2 - 5x - 50	-	190	-	137	-	ns
t <sub>OHS</sub>	SCLK1 rising edge→Output data hold	5x - 100	-	300	-	212	-	ns
t <sub>HSR</sub>	SCLK1 rising edge→Input data hold	0	-	0	-	0	-	ns
t <sub>SRD</sub>	SCLK1 rising edge→ Effective data input	-	t <sub>SCY</sub> - 5x - 100	-	780	-	587	ns

## (2) SCLK1 Output Mode

Symbol	Parameter	Var	iable	12.5MH	Iz Clock	16MH:	Unit	
Symbol	Faranietei	Min	Max	Min	Max	Min	Min Max	
t <sub>SCY</sub>	SCLK cycle (programmable)	16x	8192x	1.28	655.4	1	512	μs
t <sub>OSS</sub>	Output data setup→SCLK rising edge	t <sub>SCY</sub> - 2x - 50	-	970	-	725	-	ns
t <sub>OHS</sub>	SCLK rising edge→Output data hold	2x - 80	-	80	-	45	-	ns
t <sub>HSR</sub>	SCLK rising edge→Input data hold	0	-	0	ı	0	-	ns
t <sub>SRD</sub>	SCLK rising edge→ Effective data input	-	t <sub>SCY</sub> - 2x - 150	-	970	-	725	ns


# 4.9 Serial Channel SIO2 Timing

$$\label{eq:Vcc} \begin{split} V_{CC} = 5V \pm 10\% \ TA = -20 \sim 70^{\circ}C \\ f = 1 \sim 16 MHz \end{split}$$


Sumbol	Item	Condition	10MH:	z Clock	Variab	leClock	Unit	
Symbol	iteiii	Conuntion	Min	Max	Min	Max	Ullit	
	Corial nort cleak avalations	Internal	800	12800	8x	128x		
t <sub>SCR</sub>	Serial port clock cycle time	External	1600	-	16x	-	ns	
	COLIVO Laurusidib	Internal	*	*	*	*		
t <sub>SCL</sub>	SCLK2 Low width	External	*	*	*	*	ns	
	COLIZO High middle	Internal	*	*	*	*		
t <sub>SCH</sub>	SCLK2 High width	External	*	*	*	*	ns	
	SCLK2 → TXD2 (Output data)	Internal	*	-	*	-		
t <sub>SKD0</sub>	delay time	External	*	-	*	-	ns	
	SCLK2 Rising edge to input	Internal	*	-	*	-		
t <sub>SRD</sub>	data valid	External	*	-	*	-	ns	
	Input data hold after SCLK2	Internal	*	-	*	-		
t <sub>HSR</sub>	rising edge	External	*	-	*	-	ns	

174


# 4.10 Timing Chart



## 4.11 Serial Channel SIO1 I/O Interface Mode Timing Chart



## 4.12 Serial Channel SIO2 Timing Chart



# **5. Special Function Register List**

The special function registers (SFR) are the input/output ports, peripheral control registers. These SFR are assigned to 96-byte address areas from 0FFA0H to 0FFFFH.

- (1) Input/Output Port
- (2) Input/Output Port Control
- (3) Timer/Event Counter Control
- (4) A/D Converter Control
- (5) Interrupt Control

- (6) HDMA Control
- (7) WDT Control
- (8) Serial Channel Control
- (9) Time Base Counter Control
- (10) Timing Pulse Generation Control
- (11) Capture Control
- (12) D/A Converter
- (13) PWM Control

#### Table configuration

Symbol	Name	Address	7	6		7/			1	-	0	]
						1						→bit Symbol
					Ī	1/	\			Ī		→ Read / Write
						$\neg$		Ť		Ť		>initial value after reset
						$\neg$	厂			Ì		→Remarks

# TMP90CM36 Special Function Register List

Address	Symbol	Address	Symbol	Address	Symbol
FFA0	P0	FFB0	P5FR	FFC0	TPGREG1
FFA1	P0CR	FFB1	P7FR	FFC1	CAPFST
FFA2	P1	FFB2	P2FR	FFC2	CAPREG0
FFA3	P1CR	FFB3	P4FR	FFC3	CAPREG1
FFA4	P2	FFB4		FFC4	CAPREG2
FFA5	P2CR	FFB5	TBM0D	FFC5	CFREG
FFA6	Р3	FFB6	TBCD0	FFC6	TREG0
FFA7	P38CR	FFB7	TBCD1	FFC7	TREG1
FFA8	P4	FFB8	TBCD2	FFC8	TREG2
FFA9	P4CR	FFB9	TPCREG0	FFC9	TREG3
FFAA	P5	FFBA	TPGD00	FFCA	T01MOD
FFAB	P5CR	FFBB	TPGD01	FFCB	T23MOD
FFAC	P6	FFBC	TPGREG0	FFCC	TFFCR
FFAD	P7	FFBD	TPCREG1	FFCD	TRDC
FFAE	P7CR	FFBE	TPGD10	FFCE	TRUN
FFAF	P8	FFBF	TPGD11	FFCF	CAP1L/TREG4L

Address	Symbol	Address	Symbol	Address	Symbol
FFD0	CAP1H/TREG4H	FFE0	IRF0	FFF0	SUBUF0
FFD1	CAP2L/TREG5L	FFE1	IRF1	FFF1	BRGCR0
FFD2	CAP2M/TREG5H	FFE2	IRF2	FFF2	SCMOD1
FFD3	T4MOD	FFE3	INTE0	FFF3	SCCR1
FFD4	T4FFCR	FFE4	INTE1	FFF4	SCBUF1
FFD5	(Reserved)	FFE5	INTE2	FFF5	BRGCR1
FFD6	ADCH	FFE6	(Reserved)	FFF6	SCMOD2
FFD7	ADMOD	FFE7	(Reserved)	FFF7	SCBUF2
FFD8	ADREG04	FFE8	DMAV0	FFF8	DADRV
FFD9	ADREG15	FFE9	(Reserved)	FFF9	DAREG0
FFDA	ADREG26	FFEA	(Reserved)	FFFA	DAREG1
FFDB	ADREG37	FFEB	DMAV1	FFFB	PWDR0
FFDC		FFEC	WDMOD	FFFC	PWDR0B
FFDD		FFED	WDCR	FFFD	PWDR1
FFDE		FFEE	SCMOD0	FFFE	PWDR1B
FFDF	(Reserved)	FFEF	SCCR0	FFFF	

# (1) I/O Port

			MSB							LSE	
Symbol	Name	Address	7	6	5	4	3	2	1	0	
P0 Port 0		P07	P06	P05	P04	P03	P02	P01	P00		
	FFA0H				R	w					
						Input	mode				
		FFA2H	P17	P16	P15	P14	P13	P12	P11	P10*	
P1	Port 1		R/W								
			Input mode								
			P27	P26	P25	P24	P23	P22	P21	P20	
P2	Port 2	FFA4H	R/W								
						Input	mode				
		FFA6H	_	-	_	_	P33	P32	P31	P30	
Р3	Port 3			R/W							
							0	_	_	1	
		FFA8H	P47	P46	P45	P44	P43	P42	P41	P40	
P4	Port 4		R/W								
						Input	mode				
		5 FFAAH	P57	P56	P55	P54	P53	P52	P51	P50	
P5	Port 5		R/W								
				Input mode							
			P67	P66	P65	P64	P63	P62	P61	P60	
P6 Port 6	Do et C	ort 6 FFACH	R								
P6	PORT		Input only								
					Shared w	ith analog i	nput pin (AN	0~AN7)			
		Port 7 FFADH	P77	P76	P75	P74	P73	P72	P71	P70	
P7	Port 7		R/W								
			Input mode								
		rt 8 FFAFH		_	-	_	P83	P82	P81	P80	
P8	Port 8		R/W								
							0	_		1	

# (2) I/O Port Control (1/2)

			MSB							LSB
Symbol	Name	Address	7	6	5	4	3	2	1	0
Port 0 POCR Control Register		FFA1H	P07C	P06C	P05C	P04C	P03C	P02C	P01C	P00C
		W								
		(RMW				0				
	disable)	0: IN 1: OUT (I/O selected bit by bit)								
		FFA3H	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
	Port 1		W							
P1CR	Control	(RMW	0	0	: 0	0	0	0	0	0
	Register	disable)		:	0: IN	:	Selected bi	<u> </u>	<u> </u>	
			P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C
	Port 2	FFA5H	1270		1230	,				
P2CR	Control	(RMW	0	0	. 0	. 0	0	0	0	0
	Register	disable)		<u> </u>	0: IN	:	) selected bi	:	: <u> </u>	
			P27TPG	P26TPG	P25TPG	P24TPG	_	<u> </u>	P27M	P24M
				<u>:</u>	w				R/W	R/W
			0	0	0	0	0	0	0	0
		ort 2 Inction FFB2H egister	TPG	TPG	TPG	TPG			0:Set TPG17	0:Set TPG17
			output	output	output	output			to INTTPG1	to INTTPG1
	Port 2		select	select	select	select			1:Enable	1:Enable
P2FR			0: TPG07	0: TPG06	0: TPG05	0: TPG04			TPG04 or	TPG04 or
PZFK			output	output	output	output			TPG17	TPG17
	Register		1: TPG14	1: TPG15	1: TPG16	1: TPG17				
			output	output	output	output				
			/ Validness\	Cotput	Cutput	/ Validness\				
			when			when				
			<p27m></p27m>			<p24m></p24m>			/ <p27tpg>\</p27tpg>	/ < P24TPG >\
			= 1			=1			setting	setting
			ALEE	STBYS	PWM1S	PWM0S	P33C	P32C	WDTOUTC	RDE
	Port 3/8 Control Register	Control	R/W	w	R/W	R/W	w	w	w	R/W
				0	0	0	0	0	0	0
P38CR			ALE	P82	P33	P32	0: IN		P80	RD
			control	control	control	control	1: OUT		control	control
			0: Port	0: Port	1		(I/O selecte	d bit by bit)	0: Disable	1: Always
			1: ALE	1: STBY			(" 0 30,000	u 2.1.0, 2.1.,	1: Enable	RD
			\	5101						output
										(When
										<ext> =</ext>
										1)

(Note)

Read / Write
R/W : Either read or write is possible
R : Only read is possible
W : Only write is possible
prohibit RMW : Prohibit Read Modefy Write (Prohibit RES / SET Instruction etc.)

# (2) I/O Port Control (2/2)

			MSB							LSE
Symbol	Name	Address	7	6	5	4	3	2	1	0
		FFA9H	P47C	P46C	P45C	P44C	P43C	P42C	P41C	P40C
	Port 4					\	N			
P4CR	Control Register	(RMW	0	0	0	0	0	0	0	0
	Register	disable)				0: IN	1: OUT			-
			CAP3E	CAP2E	CAP1E	CAP0E	CAP3S	CAP2S	CAP1S	CAP0S
	Do at 4			R/	w			R	w	
P4FR	Port 4 Function	FFB3H	0	0	0	0	0	0	0	0
	Register		C	apture input 0: Disable 1: Enable	control		C	apture edge 0: ↑ rise 1: ↓ fall	detection co	ontrol
		FFABH	P57C	P56C	P55C	P54C	P53C	P52C	P51C	P50C
	Port 5	11.2011		•	•	` \	v	•		
P5CR	Control	(RMW	0	0	0	0	0	0	0	0
	Register	disable)			0: IN	1: OUT (S	elect I/O on b	oit basis)	•	-1
			EXINE	<u> </u>	WAITC1	WAITC0	TOSS	TO45	TO3S	TO15
			R/W		R/W	R/W		R	w	
	Port 5		0		0	0	0	0	0	0
P5FR	Function Register	FFB0H	P50 control 0: Port 1: EXIN		Wait contro 00: 2 State 01: Normal 10: Non Wa	Wait I Wait	P52 control 0: Port 1: TO5	P51 control 0: Port 1: TO4	P57 control 0: Port 1: TO3	P55 control 0: Port 1: TO1
			P77C	P76C	P75C	P74C	P73C	P72C	P71C	
	Port 7	FFAEH		,,,,	,,,,			<u> </u>		:
P7CR	Control	(RMW	0	0	0	0	0	0	0	. 0
	Register	disable)			0: IN	1: OUT (S	elect I/O on b	oit basis)		
			ODE2	TXDC2	SCLKC2	ODE1	TXDC1	SCLKC1	ODE0	TxDC0
				<u> </u>	·	R/	w		•	•
	Port 7		0	0	0	0	0	0	0	0
P7FR	Function	FFB1H	P77	P77	P76	P74	P74	P73	P71	P71
	Register		0: CMOS	control	control	0: CMOS	control	control	control	control
			1: Open	0: Port	0: Port	1: Open	0: Port	0: Port	0: CMOS	0: Port
			Drain	1: TxD	1: SCLK	Drain	1: TxD	1: SCLK	1: Open	1: TxD
				output	output		output	output	Drain	output

# (3) Timer/Event Counter Control (1/3)

			MSB		· · · · · · · · · · · · · · · · · · ·			:	:	LSE:
Symbol	Name	Address	7	6	5	4	3	2	11	0
TREG0	8Bit Timer Reg. 0	FFC6H (RMW disable)				V Unde				
TREG1	8Bit Timer Reg. 1	FFC7H (RMW disable)				V Unde				
TREG2	8Bit Timer Reg. 2	FFC8H (RMW disable)				V				
TREG3	8Bit Timer Reg. 3	FFC9H (RMW disable)				V Unde				
			T01M1	T01M0	PWM01	PWM00	T1CLK1	T1CLK0	T0CLK1	T0CLK0
			R.	w	R/	w	R/	W	R/	w
	Timer0, 1		0	0	0	0	0	0	0	0
T01MOD	Mode	FFCAH	00: 8Bi	t Timer	00: —	·	00: TO	TRG	00: —	
	Register		01: 16E	it Timer	01: 26 -	- 1 PWM	01: ¢T1		01: øT1	ı
			10: 8Bi	t PPG	10: 27 -	- 1 Cycle	10: øT1	6	10: ¢T₄	1
			11: 8Bi	t PWM	11: 28 -	- 1	11: ¢T2	256	11: ¢T1	16
			T23M1	T23M0	PWM21	PWM20	T3CLK1	T3CLK0	T2CLK1	T2CLK0
			R	w	R/	w	R/	w	R/	w
	Timer2, 3		0	0	0	0	0	0	0	0
T23MOD	Mode	FFCBH	00: 8Bi	t Timer	00: —		00: TO	2TRG	00: TI2	
	Register		01: 168	Bit Timer	01: 26 -	- 1	01: ¢T1		01: øT1	ı
			10: 8Bi	t PPG	10: 27 -	- 1	10: ¢T1	16	10: ¢T₄	1
			11: 8Bi	t PWM	11: 28 -	- 1	11: φT2	256	11: ¢T1	16
			FF3C1	FF3C0	FF3IE	FF3IS	FF1C1	FF1C0	FF1IE	FF1IS
			,	V	R	w	٧	<b>v</b>	R/	w
	O bit Times			_	0	0	-	_	0	0
	8 bit Timer Flip-Flop		00: Inv	ert TFF3	1: TFF3	0: Inverts	00: Inv	ert TFF1	1: TFF1	0: Inverts
TFFCR	Control	FFCCH	01: Set		Invert	by 8-bit	01: Set	TFF1	Invert	by 8-bi
	Register		10: Cle	ar TFF3	Enable	Timer 2	10: Cle	ar TFF1	Enable	Timer
	3,510		11: Do	n't care		1: Inverts	11: Dor	n't care		1: Inverts
						by				by
						Timer 3				Timer

# (3) Timer/Event Counter Control (2/3)

			MSB							LSB
Symbol	Name	Address	7	6	5	4	3	2	1	0
	Timer Reg.							TR4DE	TR2DE	TRODE
ŀ	Double						•		R/W	•
TRDC	Buffer	FFCDH						0	0	0
	Control						•	0: Doble Bo	offer Disable	
	Register							1: Doble Bo	offer Enable	
			_	-	PRRUN	T4RUN	T3RUN	T2RUN	T1RUN	TORUN
							R	W		
TRUN	Timer Run Control	FFCEH			0	0	0	0	0	0
IKON	Tegister	FFCER			Prescal	er & Timer Ru	ın / Stop Cor	ntrol	<u>.</u>	:
					0: Stop	& Clear				
					1: Run	(Count up)				
						_	_			
CAP1L		FFCFH				F	₹			
	Capture					Unde	fined			
	Reg. 1					_	_			
CAP1H		FFD0H				F	₹			
						Unde	fined			
						_	_			
CAP2L		FFD1H				F	₹			
	Capture					Unde	fined			
	Reg. 2					-	_			
CAP2H		FFD2H				F	······································		<del></del>	
						Unde				
							-			
TREG4L		FFCFH				v				
TREGAL	16Bit	(RMW disable)				Unde				
	Timer					Unde	imed			
	Reg. 4	FFD0H					-			
TREG4H		(RMW disable)				v				
		disable)				Unde	fined			
		FFD1H								
TREG5L		(RMW				V				
	16Bit	disable)				Unde	fined			
	Timer Reg. 5	FFD2H								
TREG5H	neg. 5	(RMW				V	V			
		disable)				Unde	fined			

# (3) Timer/Event Counter Control (3/3)

			MSB							LSE
Symbol	Name	Address	7	6	5	4	3	2	1	0
			CAP2T5	EQ5T5	CAP1IN	CAPM1	CAPM0	CLE	T4CLK1	T4CLK0
			R/	w	w	R.	w	R/W	R.	w
			0	0	1	0	0	0	0	0
T4MOD	16 bit Timer Mode Register	FFD3H	TFF5 invers 0: Disable 1: Enable	ion trigger	0: Soft- Capture 1: Don't care	Capture tin 00: Disable INT1 rise 6 01: TI4 ↑ INT1 rise 6 10: TI4 ↑ INT1 fall 6 11: TFF1 ↑	edge TI5↑ edge TI4↓ edge TFF1↓	1: UC16 Clear Enable	Timer 4 Clo 00: Tl4 01: \$T1 (8/ 10: \$T4 (32 11: \$T16 (1	fc) 2/fc)
			TFF5C1	TFF5C0	CAP2T4	CAP1T4	EQ5T4	EQ4T4	TFFC1	TFF4C0
			V	 V		R/	w		\	 N
			_	<u> </u>	0	0	0	0	_	<u> </u>
T4FFCR	16 bit Timer F/F Control Register	FFD4H	00: Invert 01: Set 10: Clear 11: Don't c X Always s when rea	TFF5 TFF5 are et at "11"		rigger	Invert when matching VC with	Invert when matching VC with TREG5	00: Invert 01: Set 10: Clear 11: Don't c ※ Always s when rea	TFF4 TFF4 are et at "11"

### (4) A/D Converter Control

			MSB							LSB
Symbol	Name	Address	7	6	5	4	3	2	1	0
			_	_	_	_	-	-	_	ADCH2
	A/D									R/W
ADCH	Control Select	FFD6H			:					0
	Register									0: AN0~3
					<u>:</u>				<u> </u>	1: AN4~7
			EOCF	ADBF	REPET	SCAN	ADCS	ADS	ADCH1	ADCH0
	A/D			R	R/W	R/W	F	w	R	w ,
ADMOD	Converter	FFD7H	0	0	0	0	0	0	0	0
7011100	Mode		1: END	1: BUSY	1: Repeat	1: Scan	1: Low	1: START	:	g Input
	Register				Mode	Mode	speed		Chann	el Select
			ļ	_i	Set	Set	mode		<u>:</u>	
	A/D									
ADREG04	Result	FFD8H					R			
	Register						efined			
	CH0, 4			Α/	/D conversion	result of ch	annel 0 or ch	annel 4 is stor	ed	
	A/D									
ADREG15	Result	FFD9H					R			
ADINEGIS	Register	11.05					efined			
	CH1, 5			A	/D conversion	result of ch	annel 1 or ch	annel 5 is stor	red 	
	A/D									
ADREG26	Result	FFDAH					R			
AUREGZE	Register	Froan				Und	efined			
	CH2, 6			A	/D conversion	result of ch	annel 2 or ch	annel 6 is stor	red	
	A/D									
	Result	FFDBH					R			
ADREG37	Register	FFUBH				Und	efined			
	СН3, 7			A	/D conversion	result of ch	annel 3 or ch	annel 7 is stor	red	

#### (5) Interrupt Control

			MSB							LS
Symbol	Name	Address	7	6	5	4	3	2	1	0
			IRF3	IRF2	IRF1	IRFAD	IRFTPG1	IRFTPG0	IRFCAP	IRF0
		FFE0H			R (Only IR	F clear code	can be used	to write)		
IRFO			0	0	0	0	0	0	0	0
IKFO		(RMW disable)				Interrupt be	equest Flag eing requeste writing IRF o			
			EXF	_	IRFT5	IRFT4	IRFT3	IRFT2	IRFT1	IRFT0
			R				F	₹		
	Interrupt	FFE1H	Undefined		0	0	0	0	0	0
IRF1	Regist Flang & IRF Clear	(RMW disable)	EXX instruction Reverses each time executed			1:	: Interrupt be	ing requeste	d	
			EXT	_	IRFTX2	IRFRX2	IRFTX1	IRFRX1	IRFTX0	IRFRX0
			w				F	₹		
		FFE2H	0		0	0	0	0	0	0
IRF2		(RMW disable)	P1 control 0: I/O Port 1: Address RD, WR			1:	: Interrupt be	ing requeste	d	
			IE3	IE2	IE1	IEAD	IETPG1	IETPG0	IECAP	IEO
						R/	w			
INTE0		FFE3H	0	0	0	0	0	0	0	0
					0:	Disable	1: Enab	le		
	Interrupt		_	_	IET5	IET4	IET3	IET2	IET1	IET0
	Enable					•	R/	w		
INTE1	Mask Register	FFE4H			0	0	0	0	0	0
	Negistei		-		0:	Disable	1: Enab	le		
			_	EDGE	IETX2	IERX2	IETX1	IERX1	IETX0	IERX0
				R/W		·	R/	w		
INTE2		FFE5H		0	0	0	0	0	0	0
					·	Disable	1: Enab	i.		

### (6) HDA Control

			MSB							LSE
Symbol	Name	Address	7	6	5	4	3	2	1	0
	HDMA		DV07	DV06	DV05	DV04	DV03	DV02	DV01	DV00
DMAV0	Vecter Register	FFE8H				V	V			
	CH0		0	0	0	0	0	0	0	0
	HDMA		DV17	DV16	DV15	DV14	DV13	DV12	DV11	DV10
DMAV1	Vecter Register	FFEBH			·	V	v			
	CH1		0	0	0	0	0	0	0	0

### (7) WDT Control

			MSB							LSB
Symbol	Name	Address	7	6	5	4	3	2	1	0
			WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	RESCR	DRIVE
				· R/W	•		R/W		R/W	R/W
			1	0	0	0	0	0	1	0
WDMOD	Watch Dog Timer Mode Register	FFECH	1: WDT Enable	00: 2 01: 2 10: 2	cting Time 216/fc 218/fc 220/fc 222/fc	Warming Up mode 0: 214/fc 1: 216/fc	Standb 00: RUI 01: STC 10: IDL 11: —	)P E	Watchdog timer out control 1: P80 is set as the WDTOUT pin and is conntected internally to the RESET pin.	1: STOP Drive the pin even in the STOP mode
WDCR	Watch Dog Timer Control Register	FFEDH (RWM disable)		B1	H: WDT Disa	V - ble Code	_	VDT Clear Co	ode	

### (8) Serial Channel Control (1/2)

			MSB							LSB
Symbol	Name	Address	7	6	5	4	3	2	1	0
			TB80	Fixed to "0"	RXE0	WU0	SM0	SM00	SC10	SC00
						R/V	V			
	Serial Channal 0		Undefined	0	0	0	0	0	0	0
CMOD0	Mode Register	FFEEH	Transmissi on bit-8 data		1: Receive Enable	1: Wake Up Enable	00: — 01: UAI 10: UAI 11: UAI	RT 8Bit	00: TO0 01: BRG 10: ∳1 11: —	
			RB80	EVEN0	PE0	OERR0	PERRO	FERRO	_	_
			R	R/	w	R (Cleare	d to "0" by	reading)		
	Serial		Undefined	0	0	0	0	0		
SCCR0	Channal 0 Control	FFEFH	Bit of	Parity	1: Parity		1: Error			
	Register		receiving data	0: Odd 1: EVEN	Enable	Overrun	Parity	Framing		
			RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
	Serial Channal 0		TB7	TB6	TB5	TB4	TB3	TB2	TB1	TB0
SCBUF0	Buffer	FFFOH			R (R	leceiving) / W	/ (Transmissi	on)		
	Register					Unde				
			Fixed to "0"	R/W	BG10	BG00	PS30	PS20	PS10	PS00
	Serial			R/W			R/	w		
	Channal 0		0	0	0	0	0	0	0	0
BRGCR0	Baud Rate Generater Control	FFF1H		1: CTS Enable	00: fc/4 01: fc/1 10: fc/6 11: fc/2	6	Divi	ded frequen	cy from preso	aler
			TB81	Fixed to "0"	RXE1	WU1	SM1	SM01	SC11	SC01
						R/	w			
	Serial		Undefined	0	0	0	0	0	0	0
SCMOD1	Channel 1 Mode Register	FFF2H	Transmissi on bit-8 data		1: Receive Enable	1: Wake Up Enable	01: UA 10: UA	O Interface RT 7Bit RT 8Bit RT 9Bit	00: TO: 01: BR0 10: ∮1 11: —	2TRG G Mode
			RB81	EVEN1	PE1	OERR1	PERR1	FERR1	SCLKC1	10C1
			R	R	w	R (Clear	ed to "0" by	reading)	R	w
	Serial Channel 1		Undefined	0	0	0	0	0	0	0
SCCR1	Control Register	FFF3H	Bit of receiving data	Parity 0: Odd 1: EVEN	1: Parity Enable	Overrun	1: Error Parity	Framing	0: SCLK1 ( _★ ) 1: SCLK1 ( → )	0: SCLK1 output 1: SCLK1 input

# (8) Serial Channel Control (2/2)

			MSB							LSB
Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial	0FFF4H	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
CCDUISA	Channel 1		TB7	тв6	TB5	TB4	TB3	TB2	TB1	тво
SCBUF1	Buffer	(RMW			R (	Receiving) / W	(Transmissi	on)		
	Register	disable)				Undef	ined			
			Fixed to "0"		BG11	BG01	PS31	PS21	PS11	PS01
	Serial					•	R/	w		
	Channel 1		0		0	0	0	0	0	0
BRGCR1	Baud Rate Generater	FFF5H			00: fc/		Divid	ded freque	ncy from preso	aler
	Control				10: fc/					
			FFSI	SMD1	SMD0	SIFT	CLK1	CLKS0	SCK52	SIOE
			R	R/	w	R/W	R/	w	R/W	R/W
	Serial		1	0	0	0	0	0	0	0
SCMOD2	Channel 2 Mode Register	FFF6H	0: Busy 1: Stop	Transmission 00: RESET 01: trsnsmi 10: receive 11: trsnsmi	ission es ission and	Transfer Sift 0: Rising edge 1: Falling edge	Transfe 00: fc/4 01: fc/8 10: fc/3 11: fc/1	(φT0) (φT1)	Transfer clock 0: Internal clock 1: External clock	Transfer control 0: Disable 1: Enable
	Serial		RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
	Channel 2	FFF7H	TB7	тв6	TB5	TB4	TB3	TB2	TB1	ТВ0
SCBUF2	Buffer	(RMW		-	R (	Receiving) / W	(Transmissi	on)		
	Register	disable)				Undef	ined			

#### (9) Time Base Counter Control

			MSB							LSB
Symbol	Name	Address	7	6	5	4	3	2	1	0
			INTS2	INTS1	INTTBC22	INTTBC21	INTTBC20	INTTBC12	INTTBC11	INTTBC10
						R/	w			
	Time Base		0	0	0	0	0	0	0	0
TBMOD	Counter Mode Register	FFB5H	00: Disab 01: INTTI 10: INTTI 11: Both	BC1	000: 001: 010:	errupt select TBC12 10 TBC14 TBC16 TBC18	00: TBC20	000: 001: 010:	errupt select TBC11 10 TBC13 TBC15 TBC17	00: TBC19
TBCD0	Time Base Counter	FFB6H	TBCD7	TBCD6	TBCD5	TBCD4	TBCD3	TBCD2	TBCD1	TBCD0
15050	Data Register 0	110011			Time	base counte	r data TBCD3	3~10		
	Time Base		TBCD15	TBCD14	TBCD13	TBCD12	TBCD11	TBCD10	TBCD9	TBCD8
	Counter					F	₹			
TBCD1	Data	FFB7H				(	)			
	Register 1				Time	base counter	data TBCD1	1~18		
	Time Base Counter		_	_	_	_			_	R
TBCD2	Data Register 2	FFB8H							Time bas	) e counter 19, TBC20

# (10) Timing Pulse Generators Control (1/2)

			MSB							LSB
Symbol	Name	Address	7	6	5	4	3	2	1	0
			CONP01	CONP00		ENMINT0	TPFUL0	TPEMP0	TPF01	TPF00
			R/W	R/W		R/W	R	R		R
			0	0		0	0	0	0	0
TPCREG0	TPG0 Control Register	FFB9H	Comparato 00:TBC3~T 01:TBC4~T 10:TBC5~T	BC18 BC19	0: Disable 1: Enable	TPG0 DATA Empty interrupt control 0: Disable 1: Enable	TPG0 DATA Full Flag 1: Full	TPG0 DATA Empty Flag 1: Empty	TPG0 FIFO status flag 00: Empty/ 01: 1 Data 02: 2 Data 11: 3 Data Empty whe TPEMP0 is Full when '	n "00" and '1" '00" and
	TPG0		TPG0D7	TPG0D6	TPG0D5	TPG0D4	TPG0D3	TPG0D2	TPG0D1	TPG0D0
TPGD00	Conparis-	FFBAH				٧	v			
	on	FFBAN				_	_			
	Data Reg.0				TPG0	comparator (	data 8 lowe	r bits		
	TPG0		TPG0D15	TPG0D14	TPG0D13	TPG0D12	TPG0D11	TPG0D10	TPG0D9	TPG0D8
TPGD01	Conparis-	FFBBH				٧	V			
	on	rrbbn				_	_			
	Data Reg.1				TPG0	comparator	data 8 uppe	r bits		
			D07	D06	D05	D04	D03	D02	D01	D00
	TPG0 Out Data	FFBDH				٧	V			
INGKEGO	Register	FLEDH				_	-			
						TPG0 out	put data			

# (10) Timing Pulse Generators Control (2/2)

			MSB							LSB	
Symbol	Name	Address	7	6	5	4	3	2	1	0	
			CONP11	CONP10		ENMINT1	TPFUL1	TPEMP1	TPF11	TPF10	
	TPG1 Control Register		R/W	R/W		R/W	R	R	F	1	
		FFBDH	0	0		0	0	0	0	0	
TPCREG 1			Comparato 00:TBC3~T 01:TBC4~T 10:TBC5~T	BC18 BC19	0: Disable 1: Enable	TPG0 DATA Empty interrupt control  0: Disable 1: Enable	TPG 1 DATA Full Flag 1: Full	TPG1 DATA Empty Flag 1: Empty	TPG0 FIFO status flag 00: Empty/f 01: 1 Data 02: 2 Data 11: 3 Data Empty whe TPEMP0 is " Full when "	n "00" and 1" 00" and	
	TPG1 Conparis- on Data Reg.0	FFBEH	TPG1D7	TPG1D6	TPG1D5	TPG1D4	TPG1D3	TPG1D2	TPG1D1	TPG1D0	
			W								
TPGD10			_								
			TPG1 comparator data 8 lower bits								
	TPG1 Conparis- on Data Reg.1	paris- FFBFH	TPG1D15	TPG1D14	TPG1D13	TPG1D12	TPG1D11	TPG1D10	TPG1D9	TPG1D8	
			W								
TPGD11			-								
					TPG	comparator	data 8 uppe	r bits			
	TPG1 Out Data Register		D17	D16	D15	D14	D13	D12	D11	D10	
			W								
TPGREG1			_								
	Negistei					TPG1 ou	tput data				

# (11) Capture Control

			MSB							LSB	
Symbol	Name	Address	7	6	5	4	3	2	1	0	
CAPFST	Capture FIFO	FFC1H			:		CAPF3	CAPF2	CAPF1	CAPF0	
			R								
CAPFSI	Status					:	0	0	0	0	
	Register		0: No data 1: Data								
			CAPD7	CAPD6	CAPD5	CAPD4	CAPD3	CAPD2	CAPD1	CAPD0	
	Capture		R								
CAPREG0	Data 0	· I FFC2H									
				Capture data 0∼7							
	Capture Data 1	. I FFC3H	CAPD15	CAPD14	CAPD13	CAPD12	CAPD11	CAPD10	CAPD9	CAPD8	
			R								
CAPREG1			_								
			Capture data 8~15								
	Capture Data 2	I FFC4H	CAP3	CAP2	CAP1	CAP0	CAPD19	CAPD18	CAPD17	CAPD16	
			R R								
CAPREG2				_	_		_				
				Capture Ir	put status		Capture data 16∼19				
			TBCC1	ТВСС0	_	FTBC2	FTBC1	TPFRS1	TPFRS0	CAFRS	
	Flag Control Register	Control FFC5H	R/W			R/W		R/W (注)			
			0	0		0	0	0	0	0	
CFREG			Input Clock 00: 01: 10: Externa			1: TBC <sub>12</sub> , TBC <sub>14</sub> , TBC <sub>16</sub> , TBC <sub>18</sub> , TBC <sub>20</sub> , interrupt Flag	1: TBC <sub>11</sub> , TBC <sub>13</sub> , TBC <sub>15</sub> , TBC <sub>17</sub> , TBC <sub>19</sub> , Interrupt	TPG1 FIFO counter 0: — 1: Clear	TPG0 FIFO counter 0: — 1: Clear	Capture FIFO counter 0: — 1: Clear	

#### (12) D/A Converter

			MSB							LSB	
Symbol	Name	Address	7	6	5	4	3	2	1	0	
		FFF8H	_		_	-	_	_	DA1DR	DA0DR	
				R/W							
1	D/A								(	)	
DADRV	Drive Register								0: 0V o	-	
									:	ter value	
									conversion output		
	D/A Convers- ion Reg.0		_								
		FFF9H	W								
DAREG0			0								
İ				D/A	conversion s	tarted with re	egister write	, output to	DA-0.		
	D/A Convers- ion Reg. 1	overs- FFFAH	_								
			W								
DAREG1			0								
				D/A	conversion s	tarted with re	egister write	, output to	DA-1.		

### (13) PWM Control

			MSB							LSB	
Symbol	Name	Address	7	6	5	4	3	2	1	0	
	PWM Data Reg.0	FFFBH	PWD07	PWD06	PWD05	PWD04	PWD03	PWD02	PWD01	PWD00	
PWDR0			W								
			Undefined								
	PWM		_	_	<u> </u>	-	PWD0B	PWD0A	PWD09	PWD08	
PWDR0B		a FFFCH	W								
			Undefined								
	PWM Data Reg.1	ita FFFDH	PWD17	PWD16	PWD15	PWD14	PWD13	PWD12	PWD11	PWD10	
PWDR1			W								
						Unde	fined				
PWDR1B	PWM Data Reg.1B	Data FFFEH	_		<u> </u>	_	PWD1B	PWD1A	PWD19	PWD18	
			W								
							Undefined				