

T-46-23-37

DALLAS
SEMICONDUCTOR**DS1220AB/AD**
16K Nonvolatile SRAM**FEATURES**

- Data retention in the absence of V_{CC}
- Data is automatically protected during power loss
- Directly replaces 2K x 8 volatile static RAM or EEPROM
- Unlimited write cycles
- Low-power CMOS
- Over 10 years of data retention
- Standard 28-pin JEDEC pinout
- Available in 100ns, 120ns, 150ns, or 200ns read access times
- Read cycle time equals write cycle time
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- Optional $\pm 5\%$ and $\pm 10\%$ operating range
- Optional Industrial temperature range of -40°C to +85°C, designated IND

DESCRIPTION

The DS1220AB and DS1220AD are 16,384-bit, fully static, nonvolatile RAMs organized as 2048 words by 8 bits. Each NV SRAM has a self-contained lithium energy source and control circuitry that constantly monitors V_{CC} for an out-of-tolerance condition. When such a condition occurs, the lithium energy source automatically switches on and write protection is unconditionally enabled to prevent garbled data. The

PIN DESCRIPTION

A7	1	24	VCC
A6	2	23	A8
A5	3	22	A9
A4	4	21	WE\
A3	5	20	OE\
A2	6	19	A10
A1	7	18	CE\
A0	8	17	DQ7
DQ0	9	16	DQ6
DQ1	10	15	DQ5
DQ2	11	14	DQ4
GND	12	13	DQ3

24-PIN ENCAPSULATED PACKAGE
(720 Mil Extended)**PIN NAMES (\ Denotes Condition Low)**

A_0 - A_{10}	- Address Inputs
CE\	- Chip Enable
GND	- Ground
DQ ₀ -DQ ₇	- Data In/Data Out
V_{CC}	- Power (+5V)
WE\	- Write Enable
OE\	- Output Enable

DS1220AB/AD can be used in place of existing 2K x 8 SRAMs directly conforming to the popular bytewide 24-pin DIP standard. The DS1220AB also matches the pinout of the 2716 EEPROM or the 2816 EEPROM, allowing direct substitution while enhancing performance. There is no limit on the number of write cycles that can be executed and no additional support circuitry is required for microprocessor interface.

T-46-23-37

DS1220AB

OPERATION**READ MODE**

The DS1220AB and DS1220AD execute a read cycle whenever WE\ (Write Enable) is Inactive (high) and CE\ (Chip Enable) is active (low). The unique address specified by the 11 address inputs (A_0 - A_{10}) defines which of the 2048 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within t_{Aco} (Access Time) after the last address input signal is stable, providing that the CE\ and OE\ (Output Enable) access times are also satisfied. If OE\ and CE\ access times are not satisfied, then data access must be measured from the later occurring signal (CE\ or OE\ and the limiting parameter is either t_{co} for CE\ or t_{oe} for OE\ rather than address access.

WRITE MODE

The DS1220AB and DS1220AD are in the write mode whenever the WE\ and CE\ signals are in the active (low) state after address inputs are stable. The latter occurring falling edge of CE\ or WE\ will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of CE\ or WE\ All address inputs must be kept valid throughout the write cycle. WE\ must return to the high state for a minimum recovery time (t_{WR}) before another cycle can be initiated. The OE\ control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output bus has been enabled (CE\ and OE\ active) then WE\ will disable the outputs in t_{ODW} from its falling edge.

DATA RETENTION MODE

The DS1220AB provides full functional capability for V_{cc} greater than 4.75 volts and write protects by 4.5V. The DS1220AD provides full functional capability for V_{cc} greater than 4.5 volts and write protects by 4.25V. Data is maintained in the absence of V_{cc} without any additional support circuitry. The nonvolatile static RAM constantly monitors V_{cc} . Should the supply voltage decay, the RAM automatically write protects itself. All inputs to the RAM become "don't care" and all outputs are high impedance. As V_{cc} falls below approximately 3.0 volts, the power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when V_{cc} rises above approximately 3.0 volts, the power switching circuit connects external V_{cc} to the RAM and disconnects the lithium energy source. Normal RAM operation can resume after V_{cc} exceeds 4.5 volts for the DS1220AD and 4.75 volts for the DS1220AB.

SHIPPING AND START-UP

The DS1220AB/AD is shipped from Dallas Semiconductor with the lithium energy source disconnected, guaranteeing full energy capacity. When V_{cc} is first applied at a level of greater than V_{TP} , the lithium energy source is enabled for battery backup operation.

T-46-23-37 DS1220AB/AD

ABSOLUTE MAXIMUM RATINGS*

Voltage on any Pin Relative to Ground	-0.3V to +7.0V
Operating Temperature	0°C to 70°C
Storage Temperature	-40°C to +70°C
Soldering Temperature	260°C for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C to 70°C)

PARAMETER	SYM	MIN	TYP	MAX	UNITS
DS1220AB Power Supply Voltage	V_{CC}	4.75	5.0	5.25	V
DS1220AD Power Supply Voltage	V_{CC}	4.50	5.0	5.50	V
Input Logic 1	V_{IH}	2.2		V_{CC}	V
Input Logic 0	V_{IL}	0.0		+0.8	V

(0°C to 70°C; $V_{CC} = 5V \pm 10\%$ for DS1220AD)**DC ELECTRICAL CHARACTERISTICS** (0°C to 70°C; $V_{CC} = 5V \pm 5\%$ for DS1220AB)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Input Leakage Current	I_{IL}	-1.0		+1.0	uA
I/O Leakage Current $CE \geq V_{IH} \leq V_{CC}$	I_{IO}	-1.0		+1.0	uA
Output Current @ 2.4V	I_{OH}	-1.0			mA
Output Current @ 0.4V	I_{OL}	2.0			mA
Standby Current $CE=2.2V$	I_{CCS1}		5.0	10.0	mA
Standby Current $CE=V_{CC} - 0.5V$	I_{CCS2}		3.0	5.0	mA
Operating Current $t_{Cyc}=200ns$ (Commercial)	I_{CC01}			75	mA
Operating Current $t_{Cyc}=200ns$ (Industrial)	I_{CC01}			85	mA
Write Protection					
Voltage (DS1220AB)	V_{TP}	4.5	4.62	4.75	V
Write Protection					
Voltage (DS1220AD)	V_{TP}	4.25	4.37	4.5	V

DC TEST CONDITIONS

Outputs open.

All voltages are referenced to ground.

T-46-23-37

DS1220AB

CAPACITANCE

(t_A=25°C)

PARAMETER	SYMBOL	TYP	MAX	UNITS
Input Capacitance	C _{IN}	5	10	pF
Input/Output Capacitance	C _{IO}	5	10	pF

(0°C to 70°C, V_{CC} = 5.0V ± 10% for DS1220AD)AC ELECTRICAL CHARACTERISTICS (0°C to 70°C, V_{CC} = 5.0V ± 5% for DS1220AB)




PARAMETER	SYM	DS1220AD-100		DS1220AD-120		DS1220AD-150		DS1220AD-200		DS1220AB-100		DS1220AB-120		DS1220AB-150		DS1220AB-200	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX								
Read Cycle Time	t _{RC}	100		120		150		200		ns							
Access Time	t _{Acc}		100		120		150		200	ns							
OE\ to Output Valid	t _{OE}		50		60		70		100	ns							
CE\ to Output Valid	t _{CO}		100		120		150		200	ns							
OE\ or CE\ to Output Active	t _{COE}	5		5		5		5		ns	5						
Output High Z from Deselection	t _{OD}		35		40		70		100	ns	5						
Output Hold from Address Change	t _{OH}	5		5		5		5		ns							
Write Cycle Time	t _{WC}	100		120		150		200		ns							
Write Pulse Width	t _{WP}	75		90		100		150		ns	3						
Address Setup Time	t _{AW}	0		0		0		0		ns							
Write Recovery Time	t _{WR}	20		20		20		20		ns							
Output High Z from WE\	t _{ODW}		35		40		70		80	ns	5						
Output Active from WE\	t _{OEW}	5		5		5		5		ns	5						
Data Setup Time	t _{DS}	40		50		60		80		ns	4						
Data Hold Time	t _{DH}	20		20		20		20		ns	4						

062690 4/7

AC TEST CONDITIONS


Output Load: 100pF + 1TTL Gate
 Input Pulse Levels: 0V - 3.0V
 Timing Measurement Reference Levels:
 Input: 1.5V Output: 1.5V
 Input Pulse Rise and Fall Times: 5ns

T-46-23-37

READ CYCLE (1)**WRITE CYCLE 1 (2), (6), (7)****WRITE CYCLE 2 (2), (8)**

062690 5/7

POWER-DOWN/POWER-UP CONDITION



POWER-DOWN/POWER-UP TIMING

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
t_{PD}	CE\ at V_{IH} before Power-Down	0		μs	10
t_F	V_{cc} Slew from 4.75V to 0V (CE\ at V_{IH})	300		μs	DS1220AB
t_F	V_{cc} slew from 4.5V to 0V (CE\ at V_{IH})	300		μs	DS1220AD
t_R	V_{cc} Slew from 0V to 4.75V (CE\ at V_{IH})	0		μs	DS1220AB
t_R	V_{cc} slew from 0V to 4.5V (CE\ at V_{IH})	0		μs	DS1220AD
t_{REC}	CE\ at V_{IH} after Power-Up	2	125	ms	

(t_A=25°C)

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
t_{DR}	Expected Data Retention Time	10		years	9

WARNING:

Under no circumstances are negative undershoots, of any amplitude, allowed when device is in the battery backup mode.

NOTES:

T-46-23-37

1. WE\ is high for a Read Cycle.
2. OE\ = V_{IH} or V_{IL} . If OE\ = V_{IH} during write cycle, the output buffers remain in a high impedance state.
3. t_{WP} is specified as the logical AND of CE\ and WE\.
 t_{WP} is measured from the latter of CE\ or WE\ going low to the earlier of CE\ or WE\ going high.
4. t_{DH} , t_{DS} are measured from the earlier of CE\ or WE\ going high.
5. These parameters are sampled with a 5 pF load and are not 100% tested.
6. If the CE\ low transition occurs simultaneously with or later than the WE\ low transition in Write Cycle 1, the output buffers remain in a high impedance state during this period.
7. If the CE\ high transition occurs prior to or simultaneously with the WE\ high transition in Write Cycle 1, the output buffers remain in a high impedance state during this period.
8. If WE\ is low or the WE\ low transition occurs prior to or simultaneously with the CE\ low transition, the output buffers remain in a high impedance state during this period.
9. Each DS1220 AB/AD has a built-in switch that disconnects the lithium source until V_{CC} is first applied by the user. The expected t_{DR} is defined as accumulative time in the absence of V_{CC} starting from the time power is first applied by the user.
10. See the DS1210 Nonvolatile Controller Chip data sheet for battery backup operation.