

Data sheet acquired from Harris Semiconductor SCHS209C

February 1998 - Revised July 2003

High-Speed CMOS Logic 16-Channel Analog Multiplexer/Demultiplexer

Features

- · Wide Analog Input Voltage Range
- Low "ON" Resistance

-	V _{CC} = 4.5V	.70Ω(Typ)
_	/cc = 6V	600 (Tvn)

- · Fast Switching and Propagation Speeds
- "Break-Before-Make" Switching. 6ns (Typ) at 4.5V
- Available in Both Narrow and Wide-Body Plastic Packages
- Fanout (Over Temperature Range)
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility,
 V_{IL}= 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, I_I \leq 1 μ A at V_{OL}, V_{OH}

Description

The CD74HC4067 and CD74HCT4067 devices are digitally controlled analog switches that utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL, with the low power consumption of standard CMOS integrated circuits.

These analog multiplexers/demultiplexers control analog voltages that may vary across the voltage supply range. They are bidirectional switches thus allowing any analog input to be used as an output and vice-versa. The switches have low "on" resistance and low "off" leakages. In addition, these devices have an enable control which when high will disable all switches to their "off" state.


Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD74HC4067E	-55 to 125	24 Ld PDIP
CD74HC4067M	-55 to 125	24 Ld SOIC
CD74HC4067M96	-55 to 125	24 Ld SOIC
CD74HC4067SM96	-55 to 125	24 Ld SSOP
CD74HCT4067M	-55 to 125	24 Ld SOIC


NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel.

Pinout

CD74HC4067 (PDIP, SOIC, SSOP) CD74HCT4067 (SOIC)



Functional Diagram



TRUTH TABLE

S0	S 1	S2	S3	Ē	SELECTED CHANNEL
Х	X	Х	Х	1	None
0	0	0	0	0	0
1	0	0	0	0	1
0	1	0	0	0	2
1	1	0	0	0	3
0	0	1	0	0	4
1	0	1	0	0	5
0	1	1	0	0	6
1	1	1	0	0	7
0	0	0	1	0	8
1	0	0	1	0	9
0	1	0	1	0	10
1	1	0	1	0	11
0	0	1	1	0	12
1	0	1	1	0	13
0	1	1	1	0	14
1	1	1	1	0	15

H= High Level L= Low Level

X= Don't Care

Absolute Maximum Ratings

DC Supply Voltage, V _{CC} (Voltages Referenced to Ground)0.5V to 7	'V
DC Input Diode Current, I _{IK}	·
For $V_1 < -0.5V$ or $V_1 > V_{CC} + 0.5V$ ±20m	Α
DC Drain Current, IO	
For -0.5V < V _O < V _{CC} + 0.5V	Α
DC Output Diode Current, I _{OK}	
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$ ±20m	Α
DC Output Source or Sink Current per Output Pin, IO	
For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$ ±25m	
DC V _{CC} or Ground Current, I _{CC}	Α

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (oC/W)
E (PDIP) Package, Note 1	67
M (SOIC) Package, Note 2	46
SM (SSOP) Package, Note 2	63
Maximum Junction Temperature (Plastic Package)	150°C
Maximum Storage Temperature Range6	65°C to 150°C

Operating Conditions

Temperature Range, T _A	55°C to 125°C
Supply Voltage Range, V _{CC}	
HC Types	2V to 6V
HCT Types	.4.5V to 5.5V
DC Input or Output Voltage, V _I , V _O	0V to V _{CC}
Input Rise and Fall Time	
2V	1000ns (Max)
4.5V	500ns (Max)
6V	400ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES

- 1. The package thermal impedance is calculated in accordance with JESD 51-3.
- 2. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

		TEST CONDITIONS				25 ^o C			O 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	V _I (V)	V _{IS} (V)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES						-						
High Level Input	V _{IH}	-	-	2	1.5	-	-	1.5	-	1.5	-	٧
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	٧
				6	4.2	-	-	4.2	-	4.2	-	٧
Low Level Input	V _{IL}	-	-	2	-	-	0.5	-	0.5	-	0.5	٧
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	٧
				6	-	-	1.8	-	1.8	-	1.8	٧
Maximum "ON"	R _{ON}	V _{CC} or	V _{CC} or	4.5	-	70	160	-	200	-	240	Ω
Resistance I _O = 1mA		GND	GND GND	6	-	60	140	-	175	-	210	Ω
		V _{CC} to		4.5	-	90	180	-	225	-	270	Ω
		GND		6	-	80	160	-	200	-	240	Ω
Maximum "ON"	ΔR_{ON}	-	-	4.5	-	10	-	-	-	-	-	Ω
Resistance Between Any Two Switches				6	-	8.5	-	-	-	-	-	Ω
Switch "Off" Leakage Current 16 Channels	I _{IZ}	E = V _{CC}	V _{CC} or GND	6	-	-	±0.8	-	±8	-	±8	μА
Logic Input Leakage Current	lį	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μΑ

DC Electrical Specifications (Continued)

		TE CONDI	ST ITIONS		25°C			-40°C T	O 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	V _I (V)	V _{IS} (V)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Quiescent Device Current I _O = 0mA	I _{CC}	V _{CC} or GND	-	6	-	-	8	-	80	-	160	μА
HCT TYPES		•							-	•	•	
High Level Input Voltage	V _{IH}	-	-	4.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5	-	-	0.8	-	0.8	-	0.8	V
Maximum "ON" Resistance	R _{ON}	V _{CC} or GND	V _{CC} or GND	4.5	-	70	160	-	200	-	240	Ω
I _O = 1mA		V _{CC} to GND	V _{CC} to GND	4.5	-	90	180	-	225	-	270	Ω
Maximum "ON" Resistance Between Any Two Switches	ΔR _{ON}	-	-	4.5	-	10	-	-	-	-	-	Ω
Switch "Off" Leakage Current 16 Channels	I _{IZ}	E = V _{CC}	V _{CC} or GND	6	-	-	±0.8	-	±8	-	±8	μА
Logic Input Leakage Current	II	V _{CC} or GND (Note 3)	-	6	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V _{CC} or GND	-	6	-	-	8	-	80	-	160	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI _{CC} (Note 4)	V _{CC} -2.1	-	-	-	100	360	-	450	-	490	μА

NOTES:

- 3. Any voltage between $V_{\mbox{\footnotesize CC}}$ and GND.
- 4. For dual-supply systems theoretical worst case ($V_I = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8mA.

HCT Input Loading Table

INPUT	UNIT LOAD
S ₀ - S ₃	0.5
Ē	0.3

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Specifications table, e.g., $360\mu A$ max at $25^{\circ}C$.

Switching Specifications Input t_r, t_f = 6ns

		TEST	TEST	v _{cc}		25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS	
HC TYPES												
Propagation Delay Time	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	-	75	-	95	-	110	ns	
Switch In to Out			4.5	-	-	15	-	19	-	22	ns	
			6	-	-	13	-	16	-	19	ns	
		C _L = 15pF	5	-	6	-	-	-	-	-	ns	

Switching Specifications Input t_r , t_f = 6ns (Continued)

		TEST	v _{cc}		25°C		-40°C 1	O 85°C	-55°C T		
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Switch Turn On	t _{PZH} , t _{PZL}	C _L = 50pF	2	-	-	275	-	345	-	415	ns
Ē to Out			4.5	-	-	55	-	69	-	83	ns
			6	-	-	47	-	59	-	71	ns
		C _L = 15pF	5	-	23	-	i	-	-	-	ns
Switch Turn On	t _{PZH} , t _{PZL}	C _L = 50pF	2	-	-	300	-	375	-	450	ns
Sn to Out			4.5	-	-	60	·	75	-	90	ns
			6	-	-	51	i	64	-	76	ns
		C _L = 15pF	5	-	25	-	-	-	-	-	ns
Switch Turn Off	t _{PHZ} , t _{PLZ}	C _L = 50pF	2	-	-	275	-	345	-	415	ns
E to Out			4.5	-	-	55	-	69	-	83	ns
			6	-	-	47	-	59	-	71	ns
		C _L = 15pF	5	-	23	-	-	-	-	-	ns
Switch Turn Off	t _{PHZ} , t _{PLZ}	C _L = 50pF	2	-	-	290	-	365	-	435	ns
Sn to Out			4.5	-	-	58	-	73	-	87	ns
			6	-	-	49	-	62	-	74	ns
		C _L = 50pF	5	-	21	-	-	-	-	-	ns
Input (Control) Capacitance	C _I	-	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 5, 6)	C _{PD}	-	5	-	93	-	-	-	-	-	pF
HCT TYPES				•	•	•		•	•	•	
Propagation Delay Time	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	-	15	-	19	-	22	ns
Switch In to Out		C _L = 15pF	5	-	6	-	-	-	-	-	ns
Switch Turn On	t _{PZH} , t _{PZL}	C _L = 50pF	4.5	-	-	60	-	75	-	90	ns
E to Out		C _L = 15pF	5	-	25	-	-	-	-	-	ns
Switch Turn On	t _{PZH} , t _{PZL}	C _L = 50pF	4.5	-	-	60	-	75	-	90	ns
Sn to Out		C _L = 15pF	5	-	25	-	-	-	-	-	ns
Switch Turn Off	t _{PHZ} , t _{PLZ}	C _L = 50pF	4.5	-	-	55	-	69	-	83	ns
E to Out		C _L = 15pF	5	-	23	-	-	-	-	-	ns
Switch Turn Off	t _{PHZ} , t _{PLZ}	C _L = 50pF	4.5	-	-	58	-	73	-	87	ns
Sn to Out		C _L = 15pF	5	-	21	-	-	-	-	-	ns
Input (Control) Capacitance	Cl	-	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 5, 6)	C _{PD}	-	5	-	96	-	-	-	-	-	pF

NOTES:

- 5. $\ensuremath{C_{\text{PD}}}$ is used to determine the dynamic power consumption, per package.
- 6. $P_D = C_{PD} \ V_{CC}^2 \ f_i + \Sigma \ (C_L + C_S) \ V_{CC}^2 \ f_o$ where f_i = input frequency, f_o = output frequency, C_L = output load capacitance, C_S = switch capacitance, V_{CC} = supply voltage.

Analog Channel Specifications $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	V _{CC} (V)	нс/нст	UNITS
Switch Frequency Response Bandwidth at -3dB (Figure 2)	Figure 4, Notes 7, 8	4.5	89	MHz
Sine Wave Distortion	Figure 5	4.5	0.051	%
Feedthrough Noise E to Switch	Figure 6, Notes 8, 9	4.5	TBE	mV
Feedthrough Noise S to Switch			TBE	mV
Switch "OFF" Signal Feedthrough (Figure 3)	Figure 7	4.5	-75	dB
Switch Input Capacitance, C _S		-	5	pF
Common Capacitance, C _{COM}		-	50	pF

NOTES:

- 7. Adjust input level for 0dBm at output, f = 1MHz.
- 8. V_{IS} is centered at $V_{CC}/2$.
- 9. Adjust input for 0dBm at $V_{\mbox{\scriptsize IS}}$.

Typical Performance Curves




FIGURE 1. TYPICAL "ON" RESISTANCE vs INPUT SIGNAL VOLTAGE




FIGURE 2. TYPICAL SWITCH FREQUENCY RESPONSE




FIGURE 3. TYPICAL SWITCH-OFF SIGNAL FEEDTHROUGH vs FREQUENCY

Analog Test Circuits




FIGURE 4. FREQUENCY RESPONSE TEST CIRCUIT




FIGURE 5. SINE WAVE DISTORTION TEST CIRCUIT




FIGURE 6. CONTROL-TO-SWITCH FEEDTHROUGH NOISE TEST CIRCUIT




FIGURE 7. SWITCH OFF SIGNAL FEEDTHROUGH TEST CIRCUIT

Test Circuits and Waveforms




FIGURE 8. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 9. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC





www.ti.com 22-Feb-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	n MSL Peak Temp ⁽³⁾
CD74HC4067DB	PREVIEW	SSOP	DB	24	60	None	Call TI	Call TI
CD74HC4067E	ACTIVE	PDIP	N	24	15	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74HC4067M	ACTIVE	SOIC	DW	24	25	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
CD74HC4067M96	ACTIVE	SOIC	DW	24	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
CD74HC4067SM	PREVIEW	SSOP	DB	24	60	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR
CD74HC4067SM96	ACTIVE	SSOP	DB	24	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD74HCT4067M	ACTIVE	SOIC	DW	24	25	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T24)

PLASTIC DUAL-IN-LINE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-010

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

24 PIN SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-011
- D. Falls within JEDEC MS-015 (32 pin only)



DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated