

December 1996

## Fast CMOS 16-Bit Registered Transceiver

### Features

- Advanced 0.6 micron CMOS Technology
- These Devices Are High-speed, Low Power Devices with High Current Drive
- $V_{CC} = 5V \pm 10\%$
- Hysteresis on All Inputs
- CD74FCT16952T
  - High Output Drive:  $I_{OH} = -32mA$ ;  $I_{OL} = 64mA$
  - Power Off Disable Outputs Permit "Live Insertion"
  - Typical  $V_{OLP}$  (Output Ground Bounce)  $< 1.0V$  at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$
- CD74FCT162952T
  - Balanced Output Drivers:  $\pm 24mA$
  - Reduced System Switching Noise
  - Typical  $V_{OLP}$  (Output Ground Bounce)  $< 0.6V$  at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$

### Description

These devices are 16-bit registered transceivers organized with two sets of eight D-type latches with separate input and output controls for each set. For data flow from A-to-B, for example, the A-to-B Enable ( $\overline{xCEAB}$ ) input must be LOW in order to enter data from  $xAX$ . The data present on the A port will be clocked on the B register when  $xCLKAB$  toggles from LOW-to-HIGH. The  $\overline{xOEAB}$  control performs the output enable function on the B port. Control of data from B-to-A is similar, but uses the  $\overline{xCEBA}$ ,  $xCLKBA$ , and  $\overline{xOEBA}$  inputs. By connecting the control pins of the two independent transceivers together, a full 16-bit operation can be achieved. The output buffers are designed with a Power-Off disable allowing "live insertion" of boards when used as backplane drivers.

The CD74FCT16952T output buffers are designed with a Power-Off disable allowing "live insertion" of boards when used as backplane drivers.

The CD74FCT162952T has  $\pm 24mA$  balanced output drivers. It is designed with current limiting resistors at its outputs to control the output edge rate resulting in lower ground bounce and undershoot. This eliminates the need for external terminating resistors for most interface applications.

### Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74FCT16952ATMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT16952ATSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT16952TMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT16952TSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT16952CTMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT16952CTSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT16952DTMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT16952DTSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT16952ETMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT16952ETSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162952ATMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162952ATSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162952TMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162952TSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162952CTMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162952CTSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162952DTMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162952DTSM	-40 to 85	56 Ld SSOP	M56.300-P
CD74FCT162952ETMT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74FCT162952ETSM	-40 to 85	56 Ld SSOP	M56.300-P


NOTE: When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

# CD74FCT16952T, CD74FCT162952T

## Pinout

CD74FCT16952T, CD74FCT162952T  
(SSOP, TSSOP)  
TOP VIEW



**Functional Block Diagram**

TRUTH TABLE (NOTES 1, 2)

INPUTS				OUTPUTS
$\overline{x}CEAB$	$\overline{x}CLKAB$	$\overline{x}OEAB$	$\overline{x}A_x$	$\overline{x}B_x$
H	X	L	X	B (Note 3)
X	L	L	X	B (Note 3)
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	High Z

## NOTES:

1. H = High Voltage Level  
L = Low Voltage Level  
X = Don't Care or Irrelevant  
↑ = LOW-to-HIGH Transition  
Z = High Impedance
2. A-to-B data flow shown. B-to-A flow control is the same, except using  $\overline{x}CEBA$ ,  $\overline{x}CLKBA$ , and  $\overline{x}OEBA$ .
3. Level of B before the indicated steady-state input conditions were established.

**Pin Descriptions**

PIN NAME	DESCRIPTION
$\overline{XOEAB}$	A-to-B Output Enable Input (Active LOW)
$\overline{XOEBA}$	B-to-A Output Enable Input (Active LOW)
$\overline{XCEAB}$	A-to-B Clock Enable Input (Active LOW)
$\overline{XCEBA}$	B-to-A Clock Enable Input (Active LOW)
$\overline{XCLKAB}$	A-to-B Clock Input
$\overline{XCLKBA}$	B-to-A Clock Input
$\overline{XA_X}$	A-to-B Data Inputs or B-to-A Three-State Outputs (Note 4)
$\overline{XB_X}$	B-to-A Data Inputs or A-to-B Three-State Outputs (Note 4)
GND	Ground
V <sub>CC</sub>	Power

# CD74FCT16952T, CD74FCT162952T

## Absolute Maximum Ratings

DC Input Voltage ..... -0.5V to 7.0V  
DC Output Current ..... 120mA

## Operating Conditions

Operating Temperature Range ..... -40°C to 85°C  
Supply Voltage to Ground Potential  
Inputs and V<sub>CC</sub> Only ..... -0.5V to 7.0V  
Supply Voltage to Ground Potential  
Outputs and D/O Only ..... -0.5V to 7.0V

## Thermal Information

Thermal Resistance (Typical, Note 4)  $\theta_{JA}$  (°C/W)  
TSSOP Package ..... 85  
SSOP Package ..... 70  
Maximum Junction Temperature ..... 150°C  
Maximum Storage Temperature Range ..... -65°C to 150°C  
Maximum Lead Temperature (Soldering 10s) ..... 300°C  
(Lead Tips Only)

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## NOTES:

- $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

## Electrical Specifications

PARAMETERS	SYMBOL	(NOTE 5) TEST CONDITIONS	MIN	(NOTE 6) TYP	MAX	UNITS
<b>DC ELECTRICAL SPECIFICATIONS</b> Over the Operating Range, T <sub>A</sub> = -40°C to 85°C, V <sub>CC</sub> = 5.0V ±10%						
Input HIGH Voltage	V <sub>IH</sub>	Guaranteed Logic HIGH Level	2.0	-	-	V
Input LOW Voltage	V <sub>IL</sub>	Guaranteed Logic LOW Level	-	-	0.8	V
Input HIGH Current	I <sub>IH</sub>	Standard Input, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>CC</sub>	-	-	1	μA
Input HIGH Current	I <sub>IH</sub>	Standard I/O, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>CC</sub>	-	-	1	μA
Input HIGH Current	I <sub>IH</sub>	Bus Hold Input (Note 8) V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>CC</sub>	-	-	±100	μA
Input HIGH Current	I <sub>IH</sub>	Bus Hold I/O (Note 8) V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>CC</sub>	-	-	±100	μA
Input LOW Current	I <sub>IL</sub>	Standard Input, V <sub>CC</sub> = Min V <sub>IN</sub> = GND	-	-	-1	μA
Input LOW Current	I <sub>IL</sub>	Standard I/O, V <sub>CC</sub> = Min V <sub>IN</sub> = GND	-	-	-1	μA
Input LOW Current	I <sub>IL</sub>	Bus Hold Input (Note 8) V <sub>CC</sub> = Min V <sub>IN</sub> = GND	-	-	±100	μA
Input LOW Current	I <sub>IL</sub>	Bus Hold I/O (Note 8) V <sub>CC</sub> = Min V <sub>IN</sub> = GND	-	-	±100	μA
Bus Hold Sustain Current	I <sub>BHH</sub>	Bus Hold Input (Note 8) V <sub>CC</sub> = Min	V <sub>IN</sub> = 2.0V	-	-	μA
	I <sub>BHL</sub>		V <sub>IN</sub> = 0.8V	-	-	μA
High Impedance Output Current (Three-State) (Note 10)	I <sub>OZH</sub>	V <sub>CC</sub> = Max V <sub>OUT</sub> = 2.7V	-	-	1	μA
	I <sub>OZL</sub>	V <sub>CC</sub> = Max V <sub>OUT</sub> = 0.5V	-	-	-1	μA
Clamp Diode Voltage	V <sub>IK</sub>	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18mA	-	-0.7	-1.2	V
Short Circuit Current	I <sub>OS</sub>	V <sub>CC</sub> = Max (Note 7), V <sub>OUT</sub> = GND	-80	-140	-200	mA
Output Drive Current	I <sub>O</sub>	V <sub>CC</sub> = Max (Note 7), V <sub>OUT</sub> = 2.5V	-50	-	-180	mA
Input Hysteresis	V <sub>H</sub>		-	100	-	mV

**CD74FCT16952T, CD74FCT162952T**

**Electrical Specifications (Continued)**

PARAMETERS	SYMBOL	(NOTE 5) TEST CONDITIONS	MIN	(NOTE 6) TYP	MAX	UNITS
<b>CD74FCT16952T OUTPUT DRIVE SPECIFICATIONS</b> Over the Operating Range						
Output HIGH Voltage	$V_{OH}$	$V_{CC} = \text{Min}, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -3.0\text{mA}$	2.5	3.5	V
			$I_{OH} = -15.0\text{mA}$	2.4	3.5	V
			$I_{OH} = -32.0\text{mA}$	2.0	3.0	V
Output LOW Voltage	$V_{OL}$	$V_{CC} = \text{Min}, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 64\text{mA}$	-	0.2	0.55 V
Power Down Disable	$I_{OFF}$	$V_{CC} = 0\text{V}, V_{IN} \text{ or } V_{OUT} \leq 4.5\text{V}$	-	-	$\pm 100$	$\mu\text{A}$
<b>CD74FCT162952T OUTPUT DRIVE SPECIFICATIONS</b> Over the Operating Range						
Output HIGH Voltage	$V_{OH}$	$V_{CC} = \text{Min}, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -24.0\text{mA}$	2.4	3.3	V
Output LOW Voltage	$V_{OL}$	$V_{CC} = \text{Min}, V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 24\text{mA}$	-	0.3	0.55 V
Output LOW Current	$I_{ODL}$	$V_{CC} = 5\text{V}, V_{IN} = V_{IH} \text{ or } V_{IL}, V_{OUT} = 1.5\text{V}$ (Note 7)	60	115	150	mA
Output HIGH Current	$I_{ODH}$	$V_{CC} = 5\text{V}, V_{IN} = V_{IH} \text{ or } V_{IL}, V_{OUT} = 1.5\text{V}$ (Note 7)	-60	-115	-150	mA
<b>CAPACITANCE</b> $T_A = 25^\circ\text{C}, f = 1\text{MHz}$						
Input Capacitance (Note 10)	$C_{IN}$	$V_{IN} = 0\text{V}$	-	4.5	6	pF
Output Capacitance (Note 10)	$C_{OUT}$	$V_{OUT} = 0\text{V}$	-	5.5	8	pF
<b>POWER SUPPLY SPECIFICATIONS</b>						
Quiescent Power Supply Current	$I_{CC}$	$V_{CC} = \text{Max}$	$V_{IN} = \text{GND}$ or $V_{CC}$	-	0.1	500 $\mu\text{A}$
Supply Current per Input at TTL HIGH	$\Delta I_{CC}$	$V_{CC} = \text{Max}$	$V_{IN} = 3.4\text{V}$ (Note 11)	-	0.5	1.5 mA
Supply Current per Input per MHz (Note 12)	$I_{CCD}$	$V_{CC} = \text{Max}$ , Outputs Open $\overline{XOEAB}$ or $\overline{XOEBA} = \text{GND}$ One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	-	75	120 $\mu\text{A}/\text{MHz}$
Total Power Supply Current (Note 14)	$I_C$	$V_{CC} = \text{Max}$ , Outputs Open $f_{CP} = 10\text{MHz}$ ( $\overline{XCLKAB}$ ) 50% Duty Cycle $\overline{XOEAB} = \overline{XCEAB} = \text{GND}$ $\overline{XCEBA} = V_{CC}$ One Bit Toggling, $f_I = 5\text{MHz}$	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	-	0.8	1.7 (Note 13) mA
			$V_{IN} = 3.4\text{V}$ $V_{IN} = \text{GND}$	-	1.3	3.2 (Note 13) mA
		$V_{CC} = \text{Max}$ , Outputs Open $f_{CP} = 10\text{MHz}$ ( $\overline{XCLKAB}$ ) 50% Duty Cycle $\overline{XOEAB} = \overline{XCEAB} = \text{GND}$ $\overline{XCEBA} = V_{CC}$ 16 Bits Toggling, $f_I = 2.5\text{MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	-	3.8	6.5 (Note 13) mA
			$V_{IN} = 3.4\text{V}$ $V_{IN} = \text{GND}$	-	8.3	20.5 (Note 13) mA


## Switching Specifications Over Operating Range

PARAMETER	SYMBOL	(NOTE 16) TEST CONDITIONS	AT		CT		DT		ET		UNITS
			(NOTE 17) MIN	MAX	(NOTE 17) MIN	MAX	(NOTE 17) MIN	MAX	(NOTE 17) MIN	MAX	
Propagation Delay $\chi_{\text{CLKAB}}, \chi_{\text{CLKBA}}$ to $\chi_{\text{BX}}, \chi_{\text{AX}}$	$t_{\text{PLH}}, t_{\text{PHL}}$	$C_L = 50\text{pF}$ $R_L = 500\Omega$	2.0	10.0	2.0	6.3	2.0	4.4	1.5	3.7	ns
Output Enable Time $\chi_{\text{OEBA}}, \chi_{\text{OEAB}}$ to $\chi_{\text{AX}}, \chi_{\text{BX}}$	$t_{\text{PZH}}, t_{\text{PZL}}$		1.5	10.5	1.5	7.0	1.5	4.8	1.5	4.4	ns
Output Disable Time (Note 18) $\chi_{\text{OEBA}}, \chi_{\text{OEAB}}$ to $\chi_{\text{AX}}, \chi_{\text{BX}}$	$t_{\text{PHZ}}, t_{\text{PLZ}}$		1.5	10.0	1.5	6.5	1.5	4.0	1.5	4.0	ns
Setup Time HIGH or LOW, $\chi_{\text{AX}}, \chi_{\text{BX}}$ to $\chi_{\text{CLKAB}}, \chi_{\text{CLKBA}}$	$t_{\text{SU}}$		2.5	-	2.5	-	2.0	-	1.5	-	ns
Hold Time HIGH or LOW, $\chi_{\text{AX}}, \chi_{\text{BX}}$ to $\chi_{\text{CLKAB}}, \chi_{\text{CLKBA}}$	$t_{\text{H}}$		2.0	-	1.5	-	1.0	-	0.0	-	ns
Setup Time HIGH or LOW, $\chi_{\text{CEAB}}, \chi_{\text{CEBA}}$ to $\chi_{\text{CLKAB}}, \chi_{\text{CLKBA}}$	$t_{\text{SU}}$		3.0	-	3.0	-	2.0	-	2.0	-	ns
Hold Time HIGH or LOW, $\chi_{\text{CEAB}}, \chi_{\text{CEBA}}$ to $\chi_{\text{CLKAB}}, \chi_{\text{CLKBA}}$	$t_{\text{H}}$		2.0	-	2.0	-	1.5	-	0.0	-	ns
Pulse Width HIGH (Note 18) or LOW, $\chi_{\text{CLKAB}}$ or $\chi_{\text{CLKBA}}$	$t_{\text{W}}$		3.0	-	3.0	-	3.0	-	3.0	-	ns
Output Skew (Note 19)	$t_{\text{SK(O)}}$		-	0.5	-	0.5	-	0.5	-	0.5	ns

## NOTES:

- For conditions shown as Max or Min, use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{\text{CC}} = 5.0\text{V}$ ,  $25^\circ\text{C}$  ambient and maximum loading, except as noted.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- Pins with Bus Hold are identified in the pin description.
- This specification does not apply to bi-directional functionalities with Bus Hold.
- This parameter is determined by device characterization but is not production tested.
- Per TTL driven input ( $V_{\text{IN}} = 3.4\text{V}$ ); all other inputs at  $V_{\text{CC}}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the  $I_{\text{CC}}$  formula. These limits are guaranteed but not tested.
- $I_{\text{C}} = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_{\text{C}} = I_{\text{CC}} + \Delta I_{\text{CC}} D_{\text{H}} N_{\text{T}} + I_{\text{CCD}} (f_{\text{CP}}/2 + f_{\text{I}} N_{\text{I}})$   
 $I_{\text{CC}}$  = Quiescent Current  
 $\Delta I_{\text{CC}}$  = Power Supply Current for a TTL High Input ( $V_{\text{IN}} = 3.4\text{V}$ )  
 $D_{\text{H}}$  = Duty Cycle for TTL Inputs High  
 $N_{\text{T}}$  = Number of TTL Inputs at  $D_{\text{H}}$   
 $I_{\text{CCD}}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 $f_{\text{CP}}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 $f_{\text{I}}$  = Input Frequency  
 $N_{\text{I}}$  = Number of Inputs at  $f_{\text{I}}$   
 All currents are in milliamps and all frequencies are in megahertz.
- See test circuit and wave forms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- This parameter is guaranteed but not production tested.
- Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.

## Test Circuits and Waveforms



NOTE:

1. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $Z_{OUT} \leq 50\Omega$ ;  $t_f, t_r \leq 2.5\text{ns}$ .

FIGURE 1. TEST CIRCUIT




FIGURE 2. SETUP, HOLD, AND RELEASE TIMING

SWITCH POSITION	
TEST	SWITCH
$t_{PLZ}, t_{PZL}$	Closed
$t_{PHZ}, t_{PZH}, t_{PLH}, t_{PHL}$	Open

DEFINITIONS:

$C_L$  = Load capacitance, includes jig and probe capacitance.

$R_T$  = Termination resistance, should be equal to  $Z_{OUT}$  of the Pulse Generator.




FIGURE 3. PULSE WIDTH




FIGURE 4. ENABLE AND DISABLE TIMING





FIGURE 5. PROPAGATION DELAY




**Thin Shrink Small Outline Plastic Packages (TSSOP)****M56.240-P****56 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.041	0.047	1.05	1.20	-
A1	0.002	0.006	0.05	0.15	-
B	0.007	0.010	0.178	0.254	-
C	0.004	0.008	0.102	0.203	-
D	0.547	0.555	13.90	14.09	1
E	0.236	0.244	6.00	6.19	2
e	0.0197 BSC		0.50 BSC		-
H	0.307	0.330	7.80	8.38	-
L	0.020	0.030	0.51	0.76	3
N	56		56		4
$\alpha$	0°	8°	0°	8°	-

**NOTES:**

1. Dimension "D" does not include mold flash, protrusions or gate burrs.
2. Dimension "E" does not include interlead flash or protrusions.
3. "L" is the length of terminal for soldering to a substrate.
4. "N" is the number of terminal positions.
5. Terminal numbers are shown for reference only.
6. Controlling dimension: INCHES. Converted millimeter dimensions are not necessarily exact.

Rev. 0 6/96

**Shrink Small Outline Plastic Packages (SSOP)****NOTES:**

1. These package dimensions are within allowable dimensions of JECEC MO-118-AB, Issue B.
2. Dimension "D" does not include mold flash, protrusions or gate burrs.
3. Dimension "E" does not include interlead flash or protrusions.
4. "L" is the length of terminal for soldering to a substrate.
5. "N" is the number of terminal positions.
6. Terminal numbers are shown for reference only.
7. Controlling dimension: INCHES. Converted millimeter dimensions are not necessarily exact.

**M56.300-P****56 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.096	0.108	2.44	2.74	-
A1	0.008	0.016	0.20	0.41	-
A2	0.088	0.092	2.24	2.34	-
B	0.008	0.0135	0.20	0.34	-
C	0.005	0.010	0.13	0.25	-
D	0.720	0.730	18.29	18.54	2
E	0.291	0.299	7.39	7.59	3
e	0.025 BSC		0.635 BSC		-
H	0.395	0.415	10.03	10.54	-
h	0.015	0.025	0.381	0.635	-
L	0.020	0.040	0.51	1.01	4
N	56		56		5
$\alpha$	0°	8°	0°	8°	-

Rev. 0 5/96

All Harris Semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

**Sales Office Headquarters**

For general information regarding Harris Semiconductor and its products, call **1-800-4-HARRIS**

**NORTH AMERICA**

Harris Semiconductor  
P. O. Box 883, Mail Stop 53-210  
Melbourne, FL 32902  
TEL: 1-800-442-7747  
(407) 729-4984  
FAX: (407) 729-5321

**EUROPE**

Harris Semiconductor  
Mercure Center  
100, Rue de la Fusee  
1130 Brussels, Belgium  
TEL: (32) 2.724.2111  
FAX: (32) 2.724.22.05

**ASIA**

Harris Semiconductor PTE Ltd.  
No. 1 Tannery Road  
Cencon 1, #09-01  
Singapore 1334  
TEL: (65) 748-4200  
FAX: (65) 748-0400

