

# MOTOROLA SEMICONDUCTOR TECHNICAL DATA

## Advance Information High Performance Current Mode Controller

The UC3844B, UC3845B series are high performance fixed frequency current mode controllers. They are specifically designed for Off-Line and DC-to-DC converter applications offering the designer a cost effective solution with minimal external components. These integrated circuits feature an oscillator, a temperature compensated reference, a high gain error amplifier, current sensing comparator, and a high current totem pole output ideally suited for driving a power MOSFET.

Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle-by-cycle current limiting, a latch for single pulse metering, and a flip-flop which blanks the output off every other oscillator cycle, allowing output deadtimes to be programmed from 50% to 70%.


These devices are available in an 8-pin dual-in-line and surface mount (SO-8) plastic package as well as the 14-pin plastic surface mount (SO-14). The SO-14 package has separate power and ground pins for the totem pole output stage.

The UCX844B has UVLO thresholds of 16 V (on) and 10 V (off), ideally suited for off-line converters. The UCX845B is tailored for lower voltage applications having UVLO thresholds of 8.5 V (on) and 7.6 V (off).

### Features:

- Oscillator Frequency Guaranteed at 250 kHz
- Trimmed Oscillator for Precise Frequency Control
- Current Mode Operation to 500 kHz Output Switching Frequency
- Output Deadtime Adjustable from 50% to 70%
- Automatic Feed Forward Compensation
- Latching PWM for Cycle-By-Cycle Current Limiting
- Internally Trimmed Reference with Undervoltage Lockout
- High Current Totem Pole Output
- Undervoltage Lockout with Hysteresis
- Low Start-Up and Operating Current

### SIMPLIFIED BLOCK DIAGRAM




This document contains information on a new product. Specifications and information herein are subject to change without notice.


**UC3844B, 45B  
UC2844B, 45B**

### HIGH PERFORMANCE CURRENT MODE CONTROLLER


**N SUFFIX**  
PLASTIC PACKAGE  
CASE 626





**D1 SUFFIX**  
PLASTIC PACKAGE  
CASE 751  
(SO-8)



**D SUFFIX**  
PLASTIC PACKAGE  
CASE 751A  
(SO-14)



### PIN CONNECTIONS



### ORDERING INFORMATION

Device	Temperature Range	Package
UC3844BD	0 to +70°C	SO-14
UC3845BD		SO-14
UC3844BD1		SO-8
UC3845BD1		SO-8
UC3844BN		Plastic DIP
UC3845BN		Plastic DIP
UC2844BD	-25° to +85°C	SO-14
UC2845BD		SO-14
UC2844BD1		SO-8
UC2845BD1		SO-8
UC2844BN		Plastic DIP
UC2845BN		Plastic DIP

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Total Power Supply and Zener Current	( $I_{CC} + I_Z$ )	30	mA
Output Current, Source or Sink (Note 1)	$I_O$	1.0	A
Output Energy (Capacitive Load per Cycle)	W	5.0	$\mu$ J
Current Sense and Voltage Feedback Inputs	$V_{in}$	-0.3 to +5.5	V
Error Amp Output Sink Current	$I_O$	10	mA
Power Dissipation and Thermal Characteristics D Suffix, Plastic Package SO-14 Case 751A Maximum Power Dissipation @ $T_A = 25^\circ C$ Thermal Resistance Junction to Air	$P_D$ $R_{\theta JA}$	862 145	mW $^\circ C/W$
D1 Suffix, Plastic Package, SO-8 Case 751 Maximum Power Dissipation @ $T_A = 25^\circ C$ Thermal Resistance Junction to Air	$P_D$ $R_{\theta JA}$	702 178	mW $^\circ C/W$
N Suffix, Plastic Package Case 626 Maximum Power Dissipation @ $T_A = 25^\circ C$ Thermal Resistance Junction to Air	$P_D$ $R_{\theta JA}$	1.25 100	W $^\circ C/W$
Operating Junction Temperature	$T_J$	+150	$^\circ C$
Operating Ambient Temperature UC3844B, UC3845B UC2844B, UC2845B	$T_A$	0 to +70 -25 to +85	$^\circ C$
Storage Temperature Range	$T_{stg}$	-65 to +150	$^\circ C$

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 15$  V [Note 2],  $R_T = 10$  k,  $C_T = 3.3$  nF, for typical values  $T_A = 25^\circ C$ , for min/max values  $T_A$  is the operating ambient temperature range that applies [Note 3], unless otherwise noted.)

Characteristic	Symbol	UC284XB			UC384XB			Unit
		Min	Typ	Max	Min	Typ	Max	

## REFERENCE SECTION

Reference Output Voltage ( $I_O = 1.0$ mA, $T_J = 25^\circ C$ )	$V_{ref}$	4.95	5.0	5.05	4.9	5.0	5.1	V
Line Regulation ( $V_{CC} = 12$ V to 25 V)	$Regline$	—	2.0	20	—	2.0	20	mV
Load Regulation ( $I_O = 1.0$ mA to 20 mA)	$Regload$	—	3.0	25	—	3.0	25	mV
Temperature Stability	$T_S$	—	0.2	—	—	0.2	—	$mV/^\circ C$
Total Output Variation over Line, Load, and Temperature	$V_{ref}$	4.9	—	5.1	4.82	—	5.18	V
Output Noise Voltage ( $f = 10$ Hz to 10 kHz, $T_J = 25^\circ C$ )	$V_n$	—	50	—	—	50	—	$\mu$ V
Long Term Stability ( $T_A = 125^\circ C$ for 1000 Hours)	S	—	5.0	—	—	5.0	—	mV
Output Short Circuit Current	$I_{SC}$	-30	-85	-180	-30	-85	-180	mA

## OSCILLATOR SECTION

Frequency $T_J = 25^\circ C$ $T_A = T_{low}$ to $T_{high}$ $T_J = 25^\circ C$ ( $R_T = 6.2$ k, $C_T = 1.0$ nF)	$f_{OSC}$	49 48 225	52 56 250	55 48 275	49 48 225	52 56 250	55 56 275	kHz
Frequency Change with Voltage ( $V_{CC} = 12$ V to 25 V)	$\Delta f_{OSC}/\Delta V$	—	0.2	1.0	—	0.2	1.0	%
Frequency Change with Temperature $T_A = T_{low}$ to $T_{high}$	$\Delta f_{OSC}/\Delta T$	—	1.0	—	—	0.5	—	%
Oscillator Voltage Swing (Peak-to-Peak)	$V_{OSC}$	—	1.6	—	—	1.6	—	V
Discharge Current ( $V_{OSC} = 2.0$ V, $T_J = 25^\circ C$ ) $T_{low}$ to $T_{high}$	$I_{dischg}$	7.8 7.5	8.3 —	8.8 8.8	7.8 7.6	8.3 —	8.8 8.8	mA

**NOTES:**

1. Maximum package power dissipation limits must be observed.
2. Adjust  $V_{CC}$  above the Start-Up threshold before setting to 15 V.
3. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

$T_{low} = 0^\circ C$  for UC3844B, UC3845B  
=  $-25^\circ C$  for UC2844B, UC2845B

$T_{high} = +70^\circ C$  for UC3844B, UC3845B  
=  $+85^\circ C$  for UC2844B, UC2845B


**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 15$  V [Note 2],  $R_T = 10$  k,  $C_T = 3.3$  nF, for typical values  $T_A = 25^\circ$  C, for min/max values  $T_A$  is the operating ambient temperature range that applies [Note 3], unless otherwise noted.)

Characteristic	Symbol	UC284XB			UC384XB			Unit
		Min	Typ	Max	Min	Typ	Max	
<b>ERROR AMPLIFIER SECTION</b>								
Voltage Feedback Input ( $V_O = 2.5$ V)	$V_{FB}$	2.45	2.5	2.55	2.42	2.5	2.58	V
Input Bias Current ( $V_{FB} = 5.0$ V)	$I_{IB}$	—	-0.1	-1.0	—	-0.1	-2.0	$\mu$ A
Open-Loop Voltage Gain ( $V_O = 2.0$ V to 4.0 V)	$AV_{OL}$	65	90	—	65	90	—	dB
Unity Gain Bandwidth ( $T_J = 25^\circ$ C)	$BW$	0.7	1.0	—	0.7	1.0	—	MHz
Power Supply Rejection Ratio ( $V_{CC} = 12$ V to 25 V)	$PSRR$	60	70	—	60	70	—	dB
Output Current Sink ( $V_O = 1.1$ V, $V_{FB} = 2.7$ V) Source ( $V_O = 5.0$ V, $V_{FB} = 2.3$ V)	$I_{Sink}$ $I_{Source}$	2.0 -0.5	12 -1.0	—	2.0 -0.5	12 -1.0	—	mA
Output Voltage Swing High State ( $R_L = 15$ k to ground, $V_{FB} = 2.3$ V) Low State ( $R_L = 15$ k to $V_{ref}$ , $V_{FB} = 2.7$ V)	$V_{OH}$ $V_{OL}$	5.0 —	6.2 0.8	— 1.1	5.0 —	6.2 0.8	— 1.1	V
<b>CURRENT SENSE SECTION</b>								
Current Sense Input Voltage Gain (Notes 4 & 5)	$A_V$	2.85	3.0	3.15	2.85	3.0	3.15	V/V
Maximum Current Sense Input Threshold (Note 4)	$V_{th}$	0.9	1.0	1.1	0.9	1.0	1.1	V
Power Supply Rejection Ratio ( $V_{CC} = 12$ V to 25 V, Note 4)	$PSRR$	—	70	—	—	70	—	dB
Input Bias Current	$I_{IB}$	—	-2.0	-10	—	-2.0	-10	$\mu$ A
Propagation Delay (Current Sense Input to Output)	$t_{PLH}(In/Out)$	—	150	300	—	150	300	ns
<b>OUTPUT SECTION</b>								
Output Voltage Low State ( $I_{Sink} = 20$ mA) ( $I_{Sink} = 200$ mA) High State ( $I_{Source} = 20$ mA) ( $I_{Source} = 200$ mA)	$V_{OL}$ $V_{OH}$	— 13 12	0.1 13.5 13.4	0.4 2.2 —	— 13 12	0.1 13.5 13.4	0.4 2.2 —	V
Output Voltage with UVLO Activated $V_{CC} = 6.0$ V, $I_{Sink} = 1.0$ mA	$V_{OL}(UVLO)$	—	0.1	1.1	—	0.1	1.1	V
Output Voltage Rise Time ( $C_L = 1.0$ nF, $T_J = 25^\circ$ C)	$t_r$	—	50	150	—	50	150	ns
Output Voltage Fall Time ( $C_L = 1.0$ nF, $T_J = 25^\circ$ C)	$t_f$	—	50	150	—	50	150	ns
<b>UNDERVOLTAGE LOCKOUT SECTION</b>								
Start-Up Threshold UCX844B UCX845B	$V_{th}$	15 7.8	16 8.4	17 9.0	14.5 7.8	16 8.4	17.5 9.0	V
Minimum Operating Voltage After Turn-On UCX844B UCX845B	$V_{CC(min)}$	9.0 7.0	10 7.6	11 8.2	8.5 7.0	10 7.6	11.5 8.2	V
<b>PWM SECTION</b>								
Duty Cycle Maximum Minimum	$DC_{max}$ $DC_{min}$	47 —	48 —	50 0	47 —	48 —	50 0	%
<b>TOTAL DEVICE</b>								
Power Supply Current Start-Up ( $V_{CC} = 6.5$ V for UCX845B, 14 V for UCX844B) Operating (Note 2)	$I_{CC}$	— —	0.3 12	0.5 17	— —	0.3 12	0.5 17	mA
Power Supply Zener Voltage ( $I_{CC} = 25$ mA)	$V_Z$	30	36	—	30	36	—	V


**NOTES:** 4. This parameter is measured at the latch trip point with  $V_{FB} = 0$  V.

5. Comparator gain is defined as:  $A_V = \frac{\Delta V_{Output/Compensation}}{\Delta V_{Current Sense Input}}$


**Figure 1. Timing Resistor  
versus Oscillator Frequency**




**Figure 2. Output Dead-Time  
versus Oscillator Frequency**




**Figure 3. Error Amp Small Signal  
Transient Response**




**Figure 4. Error Amp Large Signal  
Transient Response**




**Figure 5. Error Amp Open-Loop Gain  
and Phase versus Frequency**




**Figure 6. Current Sense Input Threshold  
versus Error Amp Output Voltage**




**Figure 7. Reference Voltage Change versus Source Current**




**Figure 8. Reference Short Circuit Current versus Temperature**




**Figure 9. Reference Load Regulation**



**Figure 10. Reference Line Regulation**



**Figure 11. Output Saturation Voltage versus Load Current**



**Figure 12. Output Waveform**




Figure 13. Output Cross Conduction





Figure 14. Supply Current versus Supply Voltage



### PIN FUNCTION DESCRIPTION

Pin No.		Function	Description
8-Pin	14-Pin		
1	1	Compensation	This pin is the Error Amplifier output and is made available for loop compensation.
2	3	Voltage Feedback	This is the inverting input of the Error Amplifier. It is normally connected to the switching power supply output through a resistor divider.
3	5	Current Sense	A voltage proportional to inductor current is connected to this input. The PWM uses this information to terminate the output switch conduction.
4	7	RT/CT	The Oscillator frequency and maximum Output duty cycle are programmed by connecting resistor RT to Vref and capacitor CT to ground. Oscillator operation to 1.0 kHz is possible.
5		Gnd	This pin is the combined control circuitry and power ground (8-pin package only).
6	10	Output	This output directly drives the gate of a power MOSFET. Peak currents up to 1.0 A are sourced and sunk by this pin. The output switches at one-half the oscillator frequency.
7	12	VCC	This pin is the positive supply of the control IC.
8	14	Vref	This is the reference output. It provides charging current for capacitor CT through resistor RT.
	8	Power Ground	This pin is a separate power ground return (14-pin package only) that is connected back to the power source. It is used to reduce the effects of switching transient noise on the control circuitry.
	11	VC	The Output high state (VOH) is set by the voltage applied to this pin (14-pin package only). With a separate power source connection, it can reduce the effects of switching transient noise on the control circuitry.
	9	Gnd	This pin is the control circuitry ground return (14-pin package only) and is connected back to the power source ground.
2,4,6,13		NC	No connection (14-pin package only). These pins are not internally connected.

## OPERATING DESCRIPTION

The UC3844B, UC3845B series are high performance, fixed frequency, current mode controllers. They are specifically designed for Off-Line and DC-to-DC converter applications offering the designer a cost effective solution with minimal external components. A representative block diagram is shown in Figure 15.

### Oscillator

The oscillator frequency is programmed by the values selected for the timing components  $R_T$  and  $C_T$ . Capacitor  $C_T$  is charged from the 5.0 V reference through resistor  $R_T$  to approximately 2.8 V and discharged to 1.2 V by an internal current sink. During the discharge of  $C_T$ , the oscillator generates an internal blanking pulse that holds the center input of the NOR gate high. This causes the Output to be in a low state, thus producing a controlled amount of output deadtime. An internal flip-flop has been incorporated in the UCX844/5B which blanks the output off every other clock cycle by holding one of the inputs of the NOR gate high. This in combination with the  $C_T$  discharge period yields output deadtimes programmable from 50% to 70%. Figure 1 shows  $R_T$  versus Oscillator Frequency and Figure 2, Output Deadtime versus Frequency, both for given values of  $C_T$ . Note that many values of  $R_T$  and  $C_T$  will give the same oscillator frequency but only one combination will yield a specific output deadtime at a given frequency. The oscillator thresholds are temperature compensated to within  $\pm 6\%$  at 50 kHz. Also, because of industry trends moving the UC384X into higher and higher frequency applications, the UC384XB is guaranteed to within  $\pm 10\%$  at 250 kHz.

In many noise sensitive applications it may be desirable to frequency-lock the converter to an external system clock. This can be accomplished by applying a clock signal to the circuit shown in Figure 17. For reliable locking, the free-running oscillator frequency should be set about 10% less than the clock frequency. A method for multi unit synchronization is shown in Figure 18. By tailoring the clock waveform, accurate Output duty cycle clamping can be achieved to realize output deadtimes of greater than 70%.

### Error Amplifier

A fully compensated Error Amplifier with access to the inverting input and output is provided. It features a typical DC voltage gain of 90 dB, and a unity gain bandwidth of 1.0 MHz with 57 degrees of phase margin (Figure 5). The non-inverting input is internally biased at 2.5 V and is not pinned out. The converter output voltage is typically divided down and monitored by the inverting input. The maximum input bias current is  $-2.0 \mu A$  which can cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider source resistance.

The Error Amp Output (Pin 1) is provided for external loop compensation (Figure 28). The output voltage is offset by two diode drops ( $\approx 1.4$  V) and divided by three before it connects to the inverting input of the Current Sense Comparator. This guarantees that no drive pulses appear at the Output (Pin 6) when Pin 1 is at its lowest state ( $V_{OL}$ ). This

occurs when the power supply is operating and the load is removed, or at the beginning of a soft-start interval (Figures 20, 21). The Error Amp minimum feedback resistance is limited by the amplifier's source current (0.5 mA) and the required output voltage ( $V_{OH}$ ) to reach the comparator's 1.0 V clamp level:

$$R_f(\min) \approx \frac{3.0 \text{ (1.0 V)} + 1.4 \text{ V}}{0.5 \text{ mA}} = 8800 \Omega$$

### Current Sense Comparator and PWM Latch

The UC3844B, UC3845B operate as a current mode controller, whereby output switch conduction is initiated by the oscillator and terminated when the peak inductor current reaches the threshold level established by the Error Amplifier Output/Compensation (Pin 1). Thus the error signal controls the peak inductor current on a cycle-by-cycle basis. The Current Sense Comparator PWM Latch configuration used ensures that only a single pulse appears at the Output during any given oscillator cycle. The inductor current is converted to a voltage by inserting the ground referenced sense resistor  $R_S$  in series with the source of output switch Q1. This voltage is monitored by the Current Sense Input (Pin 3) and compared to a level derived from the Error Amp Output. The peak inductor current under normal operating conditions is controlled by the voltage at Pin 1 where:

$$I_{pk} = \frac{V(\text{Pin 1}) - 1.4 \text{ V}}{3 R_S}$$


Abnormal operating conditions occur when the power supply output is overloaded or if output voltage sensing is lost. Under these conditions, the Current Sense Comparator threshold will be internally clamped to 1.0 V. Therefore the maximum peak switch current is:

$$I_{pk(\max)} = \frac{1.0 \text{ V}}{R_S}$$

When designing a high power switching regulator it becomes desirable to reduce the internal clamp voltage in order to keep the power dissipation of  $R_S$  to a reasonable level. A simple method to adjust this voltage is shown in Figure 19. The two external diodes are used to compensate the internal diodes yielding a constant clamp voltage over temperature. Erratic operation due to noise pickup can result if there is an excessive reduction of the  $I_{pk(\max)}$  clamp voltage.


A narrow spike on the leading edge of the current waveform can usually be observed and may cause the power supply to exhibit an instability when the output is lightly loaded. This spike is due to the power transformer interwinding capacitance and output rectifier recovery time. The addition of an RC filter on the Current Sense Input with a time constant that approximates the spike duration will usually eliminate the instability; refer to Figure 23.

Figure 15. Representative Block Diagram



Pin numbers adjacent to terminals are for the 8 pin dual-in-line package.  
Pin numbers in parenthesis are for the D suffix SO-14 package.

Figure 16. Timing Diagram



## Undervoltage Lockout

Two undervoltage lockout comparators have been incorporated to guarantee that the IC is fully functional before the output stage is enabled. The positive power supply terminal ( $V_{CC}$ ) and the reference output ( $V_{ref}$ ) are each monitored by separate comparators. Each has built-in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The  $V_{CC}$  comparator upper and lower thresholds are 16 V/10 V for the UCX844B, and 8.4 V/7.6 V for the UCX845B. The  $V_{ref}$  comparator upper and lower thresholds are 3.6 V/3.4 V. The large hysteresis and low start-up current of the UCX844B makes it ideally suited in off-line converter applications where efficient bootstrap start-up techniques are required (Figure 29). The UCX845B is intended for lower voltage DC-to-DC converter applications. A 36 V zener is connected as a shunt regulator from  $V_{CC}$  to ground. Its purpose is to protect the IC from excessive voltage that can occur during system start-up. The minimum operating voltage for the UCX844B is 11 V and 8.2 V for the UCX845B.

## Output

These devices contain a single totem pole output stage that was specifically designed for direct drive of power MOSFET's. It is capable of up to  $\pm 1.0$  A peak drive current and has a typical rise and fall time of 50 ns with a 1.0 nF load. Additional internal circuitry has been added to keep the Output in a sinking mode whenever an undervoltage lockout is active. This characteristic eliminates the need for an external pull-down resistor.

The SO-14 surface mount package provides separate pins for  $V_C$  (output supply) and Power Ground. Proper implementation will significantly reduce the level of switching transient noise imposed on the control circuitry. This becomes particularly useful when reducing the  $I_{pk(max)}$  clamp level.

The separate  $V_C$  supply input allows the designer added flexibility in tailoring the drive voltage independent of  $V_{CC}$ . A zener clamp is typically connected to this input when driving power MOSFETs in systems where  $V_{CC}$  is greater than 20 V. Figure 22 shows proper power and control ground connections in a current sensing power MOSFET application.

## Reference

The 5.0 V bandgap reference is trimmed to  $\pm 1.0\%$  tolerance at  $T_J = 25^\circ\text{C}$  on the UC284XB, and  $\pm 2.0\%$  on the UC384XB. Its primary purpose is to supply charging current to the oscillator timing capacitor. The reference has short circuit protection and is capable of providing in excess of 20 mA for powering additional control system circuitry.

## Design Considerations

**Do not attempt to construct the converter on wire-wrap or plug-in prototype boards.** High frequency circuit layout techniques are imperative to prevent pulse-width jitter. This is usually caused by excessive noise pick-up imposed on the Current Sense or Voltage Feedback inputs. Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit layout should contain a ground plane with low-current signal and high-current switch and output grounds returning on separate paths back to the input filter capacitor. Ceramic bypass capacitors (0.1  $\mu\text{F}$ ) connected directly to  $V_{CC}$ ,  $V_C$ , and  $V_{ref}$  may be required depending upon circuit layout. This provides a low impedance path for filtering the high frequency noise. All high current loops should be kept as short as possible using heavy copper runs to minimize radiated EMI. The Error Amp compensation circuitry and the converter output voltage divider should be located close to the IC and as far as possible from the power switch and other noise generating components.

Figure 17. External Clock Synchronization







Figure 18. External Duty Cycle Clamp and Multi Unit Synchronization




**Figure 19. Adjustable Reduction of Clamp Level**




**Figure 20. Soft-Start Circuit**



**Figure 21. Adjustable Buffered Reduction of Clamp Level With Soft-Start**




**Figure 22. Current Sensing Power MOSFET**




Virtually lossless current sensing can be achieved with the implementation of a SENSEFET power switch. For proper operation during over current conditions, a reduction of the I<sub>pk(max)</sub> clamp level must be implemented. Refer to Figures 19 and 21.

**Figure 23. Current Waveform Spike Suppression**




**Figure 24. MOSFET Parasitic Oscillations**




Series gate resistor  $R_g$  will damp any high frequency parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in the gate-source circuit.

**Figure 25. Bipolar Transistor Drive**




The totem-pole output can furnish negative base current for enhanced transistor turn-off, with the addition of capacitor  $C_1$ .

**Figure 26. Isolated MOSFET Drive**




**Figure 27. Latched Shutdown**




The MCR101 SCR must be selected for a holding of less than 0.5 mA at  $T_A(\text{min})$ . The simple two transistor circuit can be used in place of the SCR as shown. All resistors are 10k.

**Figure 28. Error Amplifier Compensation**




Error Amp compensation circuit for stabilizing any current mode topology except for boost and flyback converters operating with continuous inductor current.



Error Amp compensation circuit for stabilizing current mode boost and flyback topologies operating with continuous inductor current.

Figure 29. 27 Watt Off-Line Flyback Regulator



T1 — Primary: 45 Turns #26 AWG

Secondary  $\pm 12$  V: 9 Turns #30 AWG (2 Strands) Bifilar Wound

Secondary 5.0 V: 4 Turns (six strands) #26 Hexifilar Wound

Secondary Feedback: 10 Turns #30 AWG (2 strands) Bifilar Wound

Core: Ferroxube EC35-3C8

Bobbin: Ferroxube EC35PCB1

Gap:  $\approx 0.10$ " for a primary inductance of 1.0 mH

L1 — 15  $\mu$ H at 5.0 A, Coilcraft Z7156

L2, L3 — 25  $\mu$ H at 5.0 A, Coilcraft Z7157

Line Regulation: 5.0 V $\pm 12$ V	$V_{in} = 95$ to $130$ Vac	$\Delta = 50$ mV or $\pm 0.5\%$ $\Delta = 24$ mV or $\pm 0.1\%$
Load Regulation: 5.0 V $\pm 12$ V	$V_{in} = 115$ Vac, $I_{out} = 1.0$ A to $4.0$ A $V_{in} = 115$ Vac, $I_{out} = 100$ mA to $300$ mA	$\Delta = 300$ mV or $\pm 3.0\%$ $\Delta = 60$ mV or $\pm 0.25\%$
Output Ripple: 5.0 V $\pm 12$ V	$V_{in} = 115$ Vac	40 mV <sub>p-p</sub> 80 mV <sub>p-p</sub>
Efficiency	$V_{in} = 115$ Vac	70%

All outputs are at nominal load currents unless otherwise noted

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Figure 30. Step-Up Charge Pump Converter






Figure 31. Voltage-Inverting Charge Pump Converter



## OUTLINE DIMENSIONS




**N SUFFIX**  
PLASTIC PACKAGE  
CASE 626-05

NOTES:

1. LEAD POSITIONAL TOLERANCE:  $\pm 0.13$  (0.005) (M) T A (M) B (M)
2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
3. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS).
4. DIMENSIONS A AND B ARE DATUMS.
5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.40	10.16	0.370	0.400
B	6.10	6.60	0.240	0.260
C	3.94	4.45	0.155	0.175
D	0.38	0.51	0.015	0.020
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	0.76	1.27	0.030	0.050
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M	—	10°	—	10°
N	0.76	1.01	0.030	0.040




**D1 SUFFIX**  
PLASTIC PACKAGE  
CASE 751-03  
(SO-8)

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIM: MILLIMETER.
3. DIMENSION "A" AND "B" DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. 751-01 AND -02 OBSOLETE, NEW STANDARD 751-03.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.188	0.196
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.18	0.25	0.007	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019



**D SUFFIX**  
PLASTIC PACKAGE  
CASE 751A-02  
(SO-14)

NOTES:

1. DIMENSIONS "A" AND "B" ARE DATUMS AND "T" IS A DATUM SURFACE.
2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
3. CONTROLLING DIMENSION: MILLIMETER.
4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
6. 751A-01 IS OBSOLETE, NEW STANDARD 751A-02.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.55	8.75	0.337	0.344
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

### Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

027045



**MOTOROLA**

33055 PRINTED IN USA 11/91 IMPERIAL LITHO 82363 15,000 LIN IND YCACA

UC3844B • UC3845B • UC2844B • UC2845B