

Data sheet acquired from Harris Semiconductor SCHS020B – Revised February 2003

CMOS Hex Buffers/Converters

High-Voltage Types (20-Volt Rating)

Inverting Type: CD4009UB Non-Inverting Type: CD4010B

■ CD4009UB and CD4010B Hex Buffer/Converters may be used as CMOS to TTL or DTL logic-level converters or CMOS high-sink-current drivers.

The CD4049UB and CD4050B are preferred hex buffer replacements for the CD4009UB and CD4010B, respectively, in all applications except multiplexers. For applications not requiring high sink current or voltage conversion, the CD4069UB Hex Inverter is recommended.

The CD4009UB and CD4010B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, and NSR suffixes), and 16-lead thin shink small-outline packages (PW and PWR suffixes).

MAVIMIN DATINGS Absolute Meximum Volume


CD4009UB, CD4010B Types


Features:

- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings

Applications:

- CMOS to DTL/TTL hex converter
- CMOS current "sink" or "source" driver
- CMOS high-to-low logic-level converter
- Multiplexer 1 to 6 or 6 to 1





TERMINAL ASSIGNMENTS

MAXIMUM KATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to VSS Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55°C to +100°C
For T _A = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (T _A)55°C to +125°C
STORAGE TEMPERATURE RANGE (T _{stg})65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max




Fig. 3 — Minimum and maximum voltage transfer characteristics—CD4009UB.




Fig. 1 — Schematic diagram of CD4009UB— 1 of 6 identical stages.





Fig. 2 — Schematic diagram of CD40108— 1 of 6 identical stages.



CD4009UB, CD4010B Types

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERICTIC	Li			
CHARACTERISTIC	MIN.	MAX.	UNITS	
Supply-Voltage Range (For TA = Full			<u> </u>	
Package Temperature Range), VDD	3	18	V	
V _{CC} *	3	VDD	1	
Input Voltage Range (V _I)	Vcc*	V _{DD}	V	

^{*}The CD4009UB and CD4010B have high-to-low level voltage conversion capability but not low-to-high level, therefore it is recommended that $|V_{DD}| > V_I > V_{CC}$.




Fig. 4 — Typical voltage transfer characteristics as function of temp.—CD4009UB.




Fig. 5 — Minimum and maximum voltage transfer characteristics (V_{DD}=5)—CD4010B.

STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	CONDITIONS		LIMITS AT INDICATED TEMPERATURES (°C)						UNITS			
1	V ₀	VIN	V _{DD}	-55	-40	+85	+125		+25			
	(V)	(V)	(V)		L			Min.	Тур.	Max.		
Quiescent		0,5	5	1	1	30	30		0.02	1	-	
Device		0,10	10	2	2	60	60	_	0.02	2		
Current, I _{DD}	<u></u>	0,15	15	4	4	120	120	_	0.02	4	μΑ	
Max.		0,20	20	20	20	600	600		0.04	20		
Output Low	0.4	0.5	4.5	3.2	3.1	2.1	1.8	2.6	3.4			
(Sink)	0.4	0,5	5	3.75	3.6	2.4	2.1	3	4			
Current	0.5	0,10	10	10	9.6	6.4	5.6	8	10	_		
I _{OL} Min.	1.5	0,15	15	30	40	19	16	24	36	-	mΔ	
Output High	4.6	0,5	5	-0.25	-0.23	-0.18	-0.15	-0.2	-0.4	-	mA	
(Source)	2.5	0,5	5	-1	-0.9	-0.65	-0.58	-0.8	-1.6	-		
Current	9.5	0,10	10	-0.55	-0.5	-0.38	-0.33	-0.45	-0.9	_		
IOH Min.	13.5	0,15	15	-1.65	-1.6	-1.25	-1.1	-1.5	-3			
Output Voltage:	_	0,5	5		0.0	05		_	0	0.05		
Low-Level,	_	0,10	10		0.0	05			0	0.05		
VOL Max.	<u> </u>	0,15	15	0.05				_	0	0.05	v	
Output Voltage:	_	0,5	5		4.9	95		4.95	5	_	V	
High-Level,		0,10	10	9.95				9.95	10	_		
V _{OH} Min.	_	0,15	15	14.95			14.95	15	_			
Input Low	4.5	_ ;	5			1	-			1		
Voltage:	9	_	10		2					2	1	
V _{IL} Max. CD4009UB	13.5	_	15			.5		_	-	2.5		
Input Low	0.5	-	5		1	1.5		_	_	1.5		
Voltage:	1		10		•	3		_	-	3		
V _{IL} Max. CD4010B	1.5		15			4		-	-	4		
Input High	0.5	_	5			4		4	_	_	٧	
Voltage:	1		10	8				8		_		
V _{IH} Min. CD4009UB	1.5	-	15		1:	2.5		12.5		-		
Input High Voltage:	4.5		5	3.5			3.5	_	_			
	9	+	10	7			. 7	_	_			
V _{IH} Min. CD4010B	13.5	-	15	11			11	-	-			
Input Current, I _{[N} Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μΑ	




Fig. 6 – Minimum and maximum voltage transfer characteristics (V_{DD} =10)--CD4010B.




Fig. 7 — Minimum and maximum voltage transfer characteristics (V_{DD}*15)—CD4010B.

CD4009UB, CD4010B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A =25°C; Input t_r , t_f =20 ns, C_L =50 pF, R_L =200 $K\Omega$

	C	ONDITION	s	LIN ALL			
CHARACTERISTIC	V _{DD} (V)	V _I (V)	Vcc (V)	TYP.	MAX.	UNIT	
Propagation Delay Time:					1		
Low-to-High, tPLH	5	5	5	70	140		
	10	10	10	40	80		
CD4009UB	10	10	5	35	70	ns	
	15	15	15	30	60		
	15	15	5	30	60	L	
	5	5.	5	100	200		
	10	10	10	50	100		
CD4010B	10	10	5	50	100	ns	
	15	15	15	35	70		
	15	15	5	35	70		
High-to-Low, tPHL	5	5	5	30	60		
	10	10	10	20	40		
CD4009UB	10	10	5	15	30	ns	
	15	15	15	15	30		
	15	15	5	10	20		
-	5	5	5	65	130		
	10	10	10	35	70		
CD4010B	10	10	5	30	70	ns	
	15	15	15	25	50		
	15	15	5	20	40		
Transition Time:		-		 			
Low-to-High, tTLH	5	5	5	150	350		
	10	10	10	75	150	ns	
	15	15	15	55	110		
High-to-Low, tTHL	5	5	5	35	70		
	10	10	10	20	40	ns	
	15	15	15	15	30		
Input Capucitance, C _{IN} CD4009UB	_	_	-	15	22.5		
CD4010B	_	_	_	5	7.5	ρF	




Fig. 11 - Typical output high (source) current characteristics,




Fig. 12 — Minimum output high (source) current characteristics.




Fig. 8 — Typical voltage transfer characteristics as a function of temperature—CD4010B.




Fig. 9 — Typical output low (sink) current characteristics.




Fig. 10 — Minimum output low (sink) current characteristics.




Fig. 13 — Typical low-to-high propagation delay time vs. load capacitance (CD4009UB).




Fig. 14 — Typical high-to-low propagation delay time vs. load capacitance (CD4009UB).




Fig. 15 — Typical low-to-high propagation delay time vs. load capacitance (CD4010B).




Fig. 16 — Typical-high-to-low propagation delay time vs. load capacitance (CD4010B).




Fig. 17 — Typical low-to-high transition time vs. load capacitance.




Fig. 18 — Typical high-to-low transition time vs. load capacitance.




Fig. 19-Typical dissipation characteristics.





Fig. 20 — Quiescent device current test circuit,

Fig. 21 — Noise immunity test circuit.




NOTE:
MEASURE INPUTS
SEQUENTIALLY,
TO BOTH YOD AND YSS:
CONNECT ALL UNUSED
IMPUTS TO EITHER
VDO OR VSS:

Fig. 22 — Input current test circuit.

Dimensions in parentheses are in millimeters and are derived from the besic inch dimensions as indicated, Grid Graduations Are In Mils (10^{-3} Inch)

Photograph of chip for CD4009UB. Dimensions and pad layout for CD4010B are identical.

14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.




1

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated