CMOS 8-Bit Microcontroller

TMP86CH21U/F

The TMP86CH21 is the high-speed and high-performance 8-bit microcomputer, including ROM, RAM, LCD driver, multi-function timer/counter, serial interface (UART/SIO), a 8-bit AD converter and two clock generators on chip.

Product No.	Product No. ROM RAM		Package	OTP MCU	
TMP86CH21U/F	16 K × 8 bits	512 × 8 bits	P-LQFP64-1010-0.50 P-QFP64-1414-0.80A	TMP86PM29AU/AF	

Features

◆ 8-bit single chip microcomputer TLCS-870/C series

 Instruction execution time: 0.25 μs (at 16 MHz) $122 \mu s$ (at 32.768 kHz)

◆ 132 types and 731 basic instructions

19 interrupt sources (External: 5, Internal: 14)

◆ Input/Output ports (39 pins) (Out of which 24 pins are also used as SEG pins)

18-bit timer counter: 1 ch


• Timer, Event counter, Pulse width measurement, Frequencymeasurement modes

◆ 8-bit timer counter: 4 ch

• Timer, Event counter, PWM output, Programmable divider output, PPG output modes

◆ Time Base Timer

♦ Divider output function



030519EBP1

The information contained herein is subject to change without notice.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in

It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, and instruments all types of transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's

The products described in this document are subject to the foreign exchange and foreign trade laws.

TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

86CH21-1 2003-05-23

- ♦ Watchdog timer
 - Interrupt source/reset output (programmable)
- ◆ Serial interface
 - 8-bit UART/SIO: 1ch
- ♦ 8-bit successive approximation type AD converter
 - Analog input: 8 ch
- ♦ Four key-on wake-up: 4 ch
- ◆ LCD driver/controller
 - Built-in voltage booster for LCD driver
 - With displaymemory
 - LCD direct drive capability (Max 32 seg × 4 com)
 - 1/4, 1/3, 1/2duties or static drive are programmably selectable
- ◆ Dual clock operation
 - Single/dual-clock modes
- ◆ Nine power saving operating modes
 - STOP mode: Oscillation stops. Battery/capacitor back-up. Port output hold/High-impedance.
 - SLOW 1 mode: Low power consumption operation using low-frequency clock.

(High-frequency Stop)

• SLOW 2 mode: Low power consumption operation using low-frequency clock.

(High-frequency Oscillation)

• IDLE 0 mode: CPU stops, and peripherals operate using high-frequency clock of Time-Base-

Timer. Release by falling edge of TBTCR < TBTCK > setting.

• IDLE 1 mode: CPU stops, and peripherals operate using high-frequency clock. Release by

interruputs.

• IDLE 2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release

by interruputs.

• SLEEP 0 mode: CPU stops, and peripherals operate using low-frequency clock of Time-Base-

Timer. Release by falling edge of TBTCR < TBTCK > setting.

• SLEEP 1 mode: CPU stops, and peripherals operate using low-frequency clock. Release by

interrupts.

• SLEEP 2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release


by interrupts.

♦ Wide operating voltage: 1.8 to 5.5 V at 4.2 MHz/32.768 kHz,


2.7 to 5.5 V at 8 MHz/32.768 kHz, 4.5 to 5.5 V at 16 MHz/32.768 kHz

86CH21-2 2003-05-23

Pin Assignments (Top View)



Block Diagram



Pin Function

Pin Name	Input/Output		Function				
P17 (SEG24, SCK)	1/0 (1/0)		Serial clock input/output				
P16 (SEG25, TxD, SO)	I/O (Output)	8-bit input/output port with latch.	UART data output Serial data output				
P15 (SEG26, RxD, SI)	1/0 (1/0)	When used as input port, an external interrupt input, serial interface input/output or UART data input/	UART data input Serial data input	LCD segment			
P14 (SEG27, INT3)	I/O (I/O)	output, the P1LCR must be cleared to	External interrupt 3 input	outputs.			
P13 (SEG28, INT2)	1/0 (1/0)	"0" after setting output latch to "1". When used as a LCD segment output,	External interrupt 2 input				
P12 (SEG29, INT1)	I/O (I/O)	the P1LCR must be set to "1".	External interrupt 1 input				
P11 (SEG30)	I/O (Output)						
P10 (SEG31)	I/O (Output)						
P22 (XTOUT)	I/O (Output)		Resonator connecting pins (32.				
P21 (XTIN)	I/O (Input)	3-bit input/output port with latch. When used as an input port, the	For inputting external clock, XTIN is used and XTOUT is opened.				
P20 (ĪNT5, STOP)	I/O (Input)	output latch must be set to "1".	External interrupt input 5 or STOP mode release signal input				
P33 (PWM6, PDO6, PPG6, TC6)	1/0(1/0)	4-bit programmable input/output port (Nch high current output).	Timer counter 6 input/output				
P32 (PWM4, PDO4, PPG4, TC4)	1/0(1/0)	When used as a timer/counter output or divider output, the output latch must be set to "1". When used as an					
P31 (PWM3, PDO3, TC3)	I/O(I/O)	input port or timer/counter input, the P3OUTCR must be cleared to "0"	Timer counter 3 input/output				
P30 (DVO)	I/O(Output)	after P3DR is set to "1".	Divider output				
P57 (SEG16) to P50 (SEG23)	I/O (Output)	8-bit input/output port with latch. When used as a LCD segment output, the P5LCR must be set to "1".	LCD segment outputs				
P67 (AIN7, STOP5)	I/O (Input)	8-bit programmable input/output port (tri-state). Each bit of this port	STOP 5 input				
P66 (AIN6, STOP4)	I/O (Input)	can be individually configured as an	STOP 4 input				
P65 (AIN5, STOP3)	I/O (Input)	input or an output under software control. When used as an analog	STOP 3 input				
P64 (AIN4, STOP2)	I/O (Input)	input, the P6CR must be cleared to	STOP 2 input	AD converter analog inputs			
P63 (AIN3, <u>INT0</u>)	I/O (Input)	"0" after clearing output latch to "0".	External interrupt 0 input	analog inputs			
P62 (AIN2, ECNT)	I/O (Input)	When used as an input port, a key on wake up input, an external interrupt	Timer/seconts 1 in not				
P61 (AIN1, ECIN)	I/O (Input)	input and timer/counter input, the	Timer/counter 1 input				
P60 (AIN0)	I/O (Input)	P6CR must be cleared to "0" after setting output latch to "1".					
P77 (SEG8) to P70 (SEG15)	I/O (Output)	8-bit input/output port with latch. When used as a LCD segment output, the P7LCR must be set to "1".	LCD segment outputs				
SEG7 to SEG0		LCD segment outputs	ı				
COM3 to COM0	Output	LCD common outputs					
V 3 to V 1	LCD voltage	LCD voltage booster pin. Capacitors a	re required between C0 and C1	pin and V1/V2/V3			
C1 to C0	booster pin	pin and GND.	<u> </u>				
XIN, XOUT	Input Output	Resonator connecting pins for high-fre used and XOUT is opened.	quency clock. For inputting ext	ernal clock, XIN is			
RESET	I/O	Reset signal input or watchdog timer output/address-trap-reset output					
TEST	Input	Test pin for out-going test. Be fixed to I	ow.				
VDD, VSS		+ 5 V, 0 (GND)					
VAREF	Power Supply	Analog reference voltage inputs (High)	reference voltage inputs (High)				
AVDD		AD circuit power supply					

Operational Description

1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, and an interrupt controller.

This section provides a description of the CPU core, the program memory, the data memory, the external memory interface, and the reset circuit.

1.1 Memory Address Map

The TMP86CH21 memory consist of 4 blocks: ROM, RAM, DBR (Data Buffer Register) and SFR (Special Function Register). They are all mapped in 64-Kbyte address space. Figure 1-1 shows the TMP86CH21 memory address map. The general-purpose registers are not assigned to the RAM address space.




Figure 1-1. Memory Address Map

1.2 Program Memory (ROM)

The TMP86CH21 has a $16~K\times8$ bits (address $C000_H$ to FFFF_H) of program memory (mask programmed ROM). However, placing program memory on the internal RAM is deregulated if a certain procedure is executed (See 2.4.5 Address trap).

Electrical Characteristics

Absolute Maximum Ratings $(V_{SS} = 0 V)$

Parameter	Symbol	Pins	Rating	Unit
Supply Voltage	V _{DD}		- 0.3 to 6.5	
Input Voltage	V _{IN}		- 0.3 to V _{DD} + 0.3] v
Output Voltage	V _{OUT1}		- 0.3 to V _{DD} + 0.3	
	I _{OUT1}	P3, P6 Port	- 1.8	
Output Current (Per 1 pin)	I _{OUT2}	P1, P2, P5, P6, P7 Port	3.2	
	I _{OUT3}	P3 Port	30	mA
Output Current (Total)	ΣI _{OUT2}	P1, P2, P5, P6, P7 Port	60	
Output Current (Total)	ΣI _{OUT3}	P3 Port	80	
Power Dissipation [T _{opr} = 85℃]	PD		350	mW
Soldering Temperature (time)	Tsld		260 (10 s)	
Storage Temperature	Tstg		– 55 to 125	°C
Operating Temperature	Topr		- 40 to 85	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Condition

 $(V_{SS} = 0 \text{ V, Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Pins	(Condition	Min	Max	Unit
				NORMAL1, 2 modes	4.5		
			fc = 16 MHz	IDLE0, 1, 2 modes	4.5		
			C. O.B.411	NORMAL1, 2 modes	2.7		
			fc = 8 MHz	IDLE0, 1, 2 modes	2.7		
Supply Voltage	V_{DD}			NORMAL1, 2 modes		5.5	
			fc = 4.2 MHz	IDLE0, 1, 2 modes			
			fs =	SLOW1, 2 modes	1.8		
			32.768 kHz	SLEEP0, 1, 2 modes			V
				STOP mode			
	V _{IH1}	Except Hysteresis input		$V_{DD} \ge 4.5 V$			
Input High Level	V _{IH2}	Hysteresis input	V	DD = 4.3 V	$V_{DD} \times 0.75$	V_{DD}	
	V _{IH3}		V	_{DD} < 4.5 V	$V_{DD} \times 0.90$		
	V _{IL1}	Except Hysteresis input] ,,	_{DD} ≧ 4.5 V		$V_{DD} \times 0.30$	
Input Low Level	V_{IL2}	Hysteresis input	v	DD ≅ 4.3 V	0	$V_{DD} \times 0.25$	
	V _{IL3}		V	_{DD} < 4.5 V		V _{DD} × 0.30	
			V_{DD}	= 1.8 to 5.5 V		4.2	
Clock Frequency	fc	XIN, XOUT	V _{DD} = 2.7 to 5.5 V		1.0	8.0	MHz
Clock Frequency			V _{DD} = 4.5 to 5.5 V			16.0	
	fs	XTIN, XTOUT			30.0	V_{DD} $V_{DD} \times 0.30$ $V_{DD} \times 0.25$ $V_{DD} \times 0.10$ 4.2 8.0 16.0	kHz

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

DC Characteristics

 $(V_{SS} = 0 \text{ V, Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Pins	Condition	Min	Тур.	Max	Unit
Hysteresis Voltage	V _{HS}	Hysteresis input		_	0.9	_	V
	I _{IN1}	TEST					
Input Current	I _{IN2}	Sink Open Drain, Tri-state	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V/0 V}$	_	_	± 2	μΑ
	I _{IN3}	RESET, STOP					
Innut Posistance	R _{IN1}	TEST Pull-Down		-	70	_	$k\Omega$
Input Resistance	R _{IN2}	RESET Pull-Up		100	220	450	K
Output Leakage Current	I _{LO}	Sink Open Drain, Tri-state	$V_{DD} = 5.5 \text{ V}, V_{OUT} = 5.5 \text{ V/0 V}$	-	-	± 2	μΑ
Output High Voltage	V _{OH2}	C-MOS, Tri-st Port	$V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$	4.1	_	-	\ _V
Output Low Voltage	V _{OL}	Except XOUT and P3 Port	$V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{mA}$	-	_	0.4	\ \
Output Low Current	I _{OL}	High Current Port (P3 Port)	$V_{DD} = 4.5 \text{ V}, V_{OL} = 1.0 \text{ V}$	-	20	-	
Supply Current in NORMAL 1, 2 modes			$V_{DD} = 5.5 V$ $V_{IN} = 5.3/0.2 V$	-	7.5	9	mA
Supply Current in IDLE 0, 1, 2 modes			fc = 16 MHz fs = 32.768 kHz	-	5.5	6.5	
Supply Current in SLOW 1 mode	l _{DD}			-	18	42	
Supply Current in SLEEP 1 mode			$V_{DD} = 3.0 \text{ V}$ $V_{IN} = 2.8 \text{ V}/0.2 \text{ V}$ $fs = 32.768 \text{ kHz}$	-	16	25	μΑ
Supply Current in SLEEP 0 mode			LCD driver is not enable.	_	12	20	
Supply Current in STOP mode			$V_{DD} = 5.5 \text{ V}$ $V_{IN} = 5.3 \text{ V}/0.2 \text{ V}$	_	0.5	10	

Note 1: Typical values show those at Topr = 25° C, $V_{DD} = 5 \text{ V}$

Note 2: Input current (I_{N1} , I_{N2}): The current through pull-up or pull-down resistor is not included.

Note 3: IDD does not include IREF current.

Note 4: The supply currents of SLOW 2 and SLEEP 2 modes are equivalent to IDLE 0, 1, 2.

AD Conversion Characteristics

$(V_{SS} = 0.0 \text{ V}, 4.5 \text{ V} \le V_{DD} \le 5.5 \text{ V}, Topr = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog Reference Voltage	V _{AREF}		A _{VDD} - 1.5	-	A _{VDD}	
Power Supply Voltage of Analog Control Circuit	A _{VDD}			V _{DD}		\ _V
Analog Reference Voltage Range (Note 4)	$\triangle v_{AREF}$		3.0	-	_	
Analog Input Voltage	V _{AIN}		V _{SS}	-	V _{AREF}	
Power Supply Current of Analog Reference Voltage	I _{REF}	$V_{DD} = A_{VDD} = V_{AREF} = 5.5 \text{ V}$ $V_{SS} = 0.0 \text{ V}$	-	0.6	1.0	mA
Non linearity Error			_	-	± 1	
Zero Point Error		$V_{DD} = A_{VDD} = 5.0 \text{ V},$	-	-	± 1	LCD
Full Scale Error		$V_{SS} = 0.0 \text{ V}$ $V_{ARFF} = 5.0 \text{ V}$	_	-	± 1	LSB
Total Error		ANEL - 2.0	_	-	± 2	

$(V_{SS} = 0.0 \text{ V}, 2.7 \text{ V} \le V_{DD} < 4.5 \text{ V}, \text{Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog Reference Voltage	V _{AREF}		A _{VDD} – 1.5	-	A _{VDD}	
Power Supply Voltage of Analog Control Circuit	A _{VDD}			V _{DD}		$\Big]_{V}$
Analog Reference Voltage Range (Note 4)	$\triangle v_{AREF}$		2.5	-	_]
Analog Input Voltage	V _{AIN}		V _{SS}	-	V _{AREF}	
Power Supply Current of Analog Reference Voltage	I _{REF}	$V_{DD} = A_{VDD} = V_{AREF} = 4.5 \text{ V}$ $V_{SS} = 0.0 \text{ V}$	-	0.5	0.8	mA
Non linearity Error			-	=	± 1	
Zero Point Error		$V_{DD} = A_{VDD} = 2.7 \text{ V},$	-	-	± 1	LSB
Full Scale Error		$V_{SS} = 0.0 \text{ V}$ $V_{AREF} = 2.7 \text{ V}$	_	-	± 1	1 135
Total Error		AKLI	_	_	± 2	

(V_{SS} = 0.0 V, 2.0 V \leqq V_{DD} <2.7 V, Topr = -40 to 85°C) Note 5 (V_{SS} = 0.0 V, 1.8 V \leqq V_{DD} <2.0 V, Topr = -10 to 85°C) Note 5

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog Reference Voltage	V_{AREF}		A _{VDD} - 0.9	-	A _{VDD}	
Power Supply Voltage of Analog Control Circuit	A _{VDD}			V_{DD}		
Analog Peference Voltage Pange (Note 4)	Δv	$1.8 \text{ V} \le \text{V}_{DD} < 2.0 \text{ V}$	1.8	-	_	V
Analog Reference Voltage Range (Note 4)	$\triangle V_{AREF}$	$2.0 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	2.0	-	-	
Analog Input Voltage	V _{AIN}		V _{SS}	-	V _{AREF}	
Power Supply Current of Analog Reference Voltage	I _{REF}	$V_{DD} = A_{VDD} = V_{AREF} = 2.7 \text{ V}$ $V_{SS} = 0.0 \text{ V}$	-	0.3	0.5	mA
Non linearity Error			_	_	± 2	
Zero Point Error		$V_{DD} = A_{VDD} = 1.8 \text{ V},$	_	-	± 2	l co l
Full Scale Error		$V_{SS} = 0.0 \text{ V}$ $V_{\Delta REF} = 1.8 \text{ V}$	_	-	± 2	LSB
Total Error		ANE	_	-	± 4	

- Note 1: The total error includes all errors except a quantization error, and is defined as a maximum deviation from the ideal conversion line.
- Note 2: Conversion time is different in recommended value by power supply voltage.

 About conversion time, please refer to "2.10.2 Register Configuration".

 Note 3: Please use input voltage to AIN input Pin in limit of V_{AREF} V_{SS}.

When voltage of range outside is input, conversion value becomes unsettled and gives affect to other channel conversion value.

- Note 4: Analog Reference Voltage Range: $\triangle V_{AREF} = V_{AREF} V_{SS}$ Note 5: When AD is used with $V_{DD} < 2.7 V$, the guaranteed temperature range varies with the operating voltage. Note 6: The A_{VDD} pin should be fixed on the V_{DD} level even though AD convertor is not used.

AC Characteristics

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, Topr = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
	tcy	NORMAL 1, 2 modes			4	
Machine Cycle Time		IDLE 1, 2 modes	0.25	_		
Machine Cycle Time		SLOW 1, 2 modes	447.6	_	133.3	μ\$
		SLEEP 1, 2 modes	117.6			
High Level Clock Pulse Width	twcH	For external clock operation (XIN input)	_	31.25	_	ns
Low Level Clock Pulse Width	twcL	fc = 16 MHz				115
High Level Clock Pulse Width	twcH	For external clock operation (XTIN input)		15.26	-	
Low Level Clock Pulse Width	twcL	fs = 32.768 kHz	_			μS

 $(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ to } 4.5 \text{ V}, Topr = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
	tcy	NORMAL 1, 2 modes		-	4	
Machine Cycle Time		IDLE 1, 2 modes	0.5			
Machine Cycle Time		SLOW 1, 2 modes	447.6	-	133.3	μs
		SLEEP 1, 2 modes	117.6			
High Level Clock Pulse Width	twcH	For external clock operation (XIN input)		62.5	-	ns
Low Level Clock Pulse Width	twcL	fc = 8 MHz	_			115
High Level Clock Pulse Width	twcH	For external clock operation (XTIN input)		15.26	-	
Low Level Clock Pulse Width	twcL	fs = 32.768 kHz	_			μ\$

 $(V_{SS} = 0 \text{ V}, V_{DD} = 1.8 \text{ to } 2.7 \text{ V}, Topr = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
	Cycle Time tcy	NORMAL 1, 2 modes		-		
Machina Cycla Tima		IDLE 1, 2 modes	0.95		4	_
Machine Cycle Time		SLOW 1, 2 modes	447.6	_	133.3	μS
		SLEEP 1, 2 modes	117.6			
High Level Clock Pulse Width	twcH	For external clock operation (XIN input)				ns
Low Level Clock Pulse Width	twcL	fc = 4.2 MHz	_	119.05	_	115
High Level Clock Pulse Width	twcH	For external clock operation (XTIN input)	_	15.26	-	μS
Low Level Clock Pulse Width	twcL	fs = 32.768 kHz				

Timer Counter 1 input (ECIN) Characteristics $(V_{SS} = 0 \text{ V}, \text{Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Condition		Min	Тур.	Max	Unit
		Frequency measurement mode V _{DD} = 4.5 to 5.5 V	Single edge count	1	-	16	
TC1 input (ECIN input)			Both edge count	ı	-		
	+	Frequency measurement mode $V_{DD} = 2.7$ to 4.5 V	Single edge count	ı	-	- 8	MHz
Termput (Lenvinput)	t _{TC1}		Both edge count	1	1		101112
		Frequency measurement mode V _{DD} = 1.8 to 2.7 V	Single edge count	1	1	4.2	
			Both edge count	-	-		

Recommended Oscillating Conditions - 1

$$(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$$

Parameter Oscil	0 111 4	Oscillation Frequency	Recommended Oscillator	Recommended Constant	
	Oscillator			C ₁	C ₂
High-frequency Oscillation	Ceramic Resonator	16 MHz	MURATA CSALS16M0X55-B0 CSACV16.00MXJ040	7 pF 7pF	7 pF 7pF

Recommended Oscillating Conditions - 2

$$(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$$

Parameter	Oscillator	Oscillation Frequency	Recommended Oscillator	Recommended Constant	
				C ₁	C ₂
High-frequency Oscillation	Ceramic Resonator	8 MHz	MURATA CSTS0800MG03 CSTCC8.00MG		15 pF (built-in) 15 pF (built-in)

Recommended Oscillating Conditions - 3


$$(V_{SS} = 0 \text{ V}, V_{DD} = 2.0 \text{ V to } 5.5 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$$

	6 111 4	Oscillation Frequency	Recommended Oscillator	Recommended Constant	
Parameter	Oscillator			C ₁	C ₂
High-frequency Oscillation	Ceramic Resonator	4.19 MHz	MURATA CSTS0419MG06 CSTCR4M19G55-R0		47 pF (built-in) 39 pF (built-in)


Recommended Oscillating Conditions - 4

$$(V_{SS} = 0 \text{ V}, V_{DD} = 1.8 \text{ V to } 5.5 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$$

	Parameter	Oscillator	Oscillation Frequency	Recommended Oscillator	Recommended Constant	
					C ₁	C ₂
ĺ	High-frequency Oscillation	Ceramic Resonator	4.19 MHz	MURATA CSA4.19MG-951	30 pF	30 pF



(1) High-frequency Oscillation



(2) Low-frequency Oscillation

- Note 1: An electrical shield by metal shield plate on the surface of IC package is recommended in order to protect the device from the high electric field stress applied from CRT (Cathodic Ray Tube) for continuous reliable operation.
- Note 2: The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change.

 For up-to-date information, please refer to the following URL;

 http://www.murata.co.jp/search/index.html