# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to <a href="http://www.renesas.com/inquiry">http://www.renesas.com/inquiry</a>.



### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# M52390FP

# NTSC/PAL Encoder

REJ03F0080-0100Z Rev.1.0 Sep.22.2003

# **Description**

The M52390FP is a semiconductor integrated circuit that has a function for converting R, G and B signals into NTSC/PAL composite video signals, as well as a superimpose function, on a single chip.

### **Features**


- RGB encoder-related
  - Built-in LPF for color discrimination. An external resistor enables cutoff frequency control.
  - An internal VCA circuit enables gain control of the chroma unit.
  - A high-precision modulation circuit and clamping circuit realize low carrier leaks.
  - Burst and synch signals are generated in the IC.
- Superimpose-related
  - Y<sub>S</sub> IN (control input) enables switching between two input signals, VIDEO IN and RGB IN.
  - An internal high-speed analog switch makes it possible to insert fine text.
  - An internal APC circuit automatically adjusts the color phases of new screen (VIDEO IN) and RGB encoder signals.
- Overall
  - The VIDEO OUT signal is output at 2  $V_{P-P}$ , making it possible to configure a 75  $\Omega$  drive circuit with a single transistor.
  - Both NTSC and PAL are supported.

## **Application**

• TVs, VCRs, monitors and other audio/video devices


# **Recommended Operating Conditions**

- Power supply voltage range: 4.7 to 5.3 V
- Recommended power supply voltage: 5.0 V






# **Block Diagram**



# **Pin Configuration**



# **Description of Pin**

Pin no.	Pin name	Pin peripheral circuit	Pin voltage	Notes
1	GND			
2	C.SYVC IN	C.SYNC CLAMP R CLAMP B 100 g	AC: Sync input	$V_{TH} = 2.5 \text{ V} \pm 0.3 \text{ V}$
3	ННК	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	AC av a least	The HHK pulse width can be varied using the external resistor.  Recommended value:  HHK: 3/4H  R = 91 k C = 270 p
4	OFFSET R	314k 34k 32k 32k 32k 32k 32k 32k 32k 32k 32k 32	DC = 3.1 V	External recommended value. $C = 0.1 \; \mu$
5	TRAP	SSK 5000 2.73k 3k 10 10 10 10 10 10 10 10 10 10 10 10 10	AC: Chroma  AC: Chroma  Burst: 300 mV <sub>P-P</sub> [15] Test mode output at 5 V  [12] Hi: R-Y output  [12] Lo: B-Y output	External recommended value.  L C  NTSC: 15 µ 12P  PAL : 10 µ 12P  [5] 5 V: Test mode setting  [15] Pulse output

# **Description of Pin (cont)**

Pin no.	Pin name	Pin peripheral circuit	Pin voltage	Notes
6	OFFSET B	₩ 1 6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DC: 3.1 V	External recommended value C = 0.1 μ
7	VCXO IN	NSA VOAS 100 , 200	DC: 3.2 V	The free run frequency is set using the trimmer capacitor.  [7] 0 V: Carrier OFF
8	APC FILTER	C1 → → → → → → → → → → → → → → → → → → →	DC: 3.3 V In Free Run mode: DC: 2.7 V	β characteristic Frequency  APC voltage  External recommended values $R = 1.5 \text{ k}$ $C1 = 0.01 \text{ μ}$ $C2 = 1 \text{ μ}$
9	VIDEO IN	VIDEO 2 200 p	AC: VIDEO 1 V <sub>P-P</sub> Pedestal: 2.9 V	Clamping input (burst timing) External recommended value C = 4.7 µ [9] 0 V: Free Run mode setting

# **Description of Pin (cont)**

Pin no.	Pin name	Pin peripheral circuit	Pin voltage	Notes
10	VIDEO OUT		AC: VIDEO 2 V <sub>P-P</sub> Pedestal: 1.8 V	
11	V <sub>CC</sub>		DC: 5 V	Icc: 50 mA
12	Ys	S S S S S S S S S S S S S S S S S S S	Switching signal input when using Superimpose  This Insertion screen (RGB IN output)	V <sub>TH</sub> = 1.5 V ± 0.3 V Hi: RGB IN output Lo: VIDEO IN output  [15 Output setting when using 5 V [5] Output  [12] [5]output Hi R-Y Lo B-Y
13	VRE G		DC: 2.1 V	External recommended value  C = 4.7 µ  PAL mode at 2 mA
14	YIN	\$250 \$100 \$100 \$250 \$120 \$120 \$120 \$120 \$120 \$120 \$120 \$12	AC: Y 0.5 V <sub>P-P</sub> Pedestal: 2.1 V	
15	YOUT	100 N N N N N N N N N N N N N N N N N N	AC: Y 1 V <sub>P-P</sub> Pedestal: 2.1 V  (5) Test mode output at 5 V Pulse output	[12] 5 V: Test mode setting  [12] [5]output  Hi R-Y  Lo B-Y

# **Description of Pin (cont)**

Pin no.	Pin name	Pin peripheral circuit	Pin voltage	Notes
16	B IN	→ × × × × × × × × × × × × × × × × × × ×	AC: B 0.71 V <sub>P-P</sub> Sync: 2.9 V	Clamping input (burst timing) External recommended value C = 4.7 µ
17	G IN	1k	AC: G 0.71 V <sub>P-P</sub> Sync: 2.9 V	Clamping input (burst timing) External recommended value C = 4.7 µ
18	RIN	200,	AC: R 0.71 V <sub>P-P</sub> Sync: 2.9 V	Clamping input (burst timing) External recommended value C = 4.7 µ
19	COLOR CONT.	20x \$ 10x \$	DC: 2.5 V	Color control for RGB encoder output 5 V: Chroma unit +2 dB 2.5 V: Typ. 0 V: Chroma unit -3 dB
20	fc. CONT.	20k ₹ 20k ₹ 10k ₹ 16k ₹ 100 ₹ 10k ₹ 34k	DC: 3.3 V	fc of LPF can be adjusted using external resistor. External recommended value R = 30 k


# **Absolute Maximum Rating**

(Unless otherwise noted,  $Ta = 25^{\circ}C$ )

Symbol	Item	Ratings	Units
Vcc	Power supply voltage	7	V
Pd	Internal current consumption	620	mW
		(900)	
Topr	Ambient operating temperature	–20 to 75	°C
Tstg	Storage temperature	-40 to 125	°C
kθ	Thermal derating (Ta = 25°C)	6.2	mW/°C
		(9.0)	

Note: Values in parentheses are the values when mounted on a typical PCB.

# **Thermal Derating (Maximum Rating)**



# **Electrical Characteristics**

(unless otherwise noted, Ta=25°C, Vcc = 5 V, SG2 = sync)

No.	Symbol	Item	Measurement conditions		Limits			Unit
				sure- ment				-
				point		Тур.	Max.	
1	I <sub>CC</sub> 1	Circuit current 1	NTSC MODE, [12] 5 V	[11]	35	50	65	mA
2	I <sub>CC</sub> 2	Circuit current 2	NTSC MODE, [12] 5 V	[11]	37	52	67	mA
RGB	IN → Y OU	JT						
3	ER	Matrix ratio R	SG18: 1 Vp-p	[15]	0.27	0.30	0.33	Vp-p
4	EG	Matrix ratio G	SG17: 1 Vp-p	[15]	0.53	0.59	0.65	Vp-p
5	EB	Matrix ratio B	SG16: 1 Vp-p	[15]	0.09	0.11	0.13	Vp-p
6	EY	At RGB 100% Y level	SG16, SG17, SG18: 0.71 Vp-p	[15]	0.63	0.71	0.79	Vp-p
7	FR	R IN → Y OUT	SG18: 500 kHz/5 MHz, 0.5 Vp-p CW,	[15]	-1.5	0	1.5	dB
		frequency characteristic	SW16, 17, 18:ON					
			[2] 0 V (SG2: OFF)					
8	FG	G IN → Y OUT	SG17: 500 kHz/5 MHz, 0.5 Vp-p CW,	[15]	-1.5	0	1.5	dB
		frequency characteristic	SW16, 17, 18:ON					
			[2] 0 V (SG2: OFF)		1			
9	FB	B IN → Y OUT	SG16: 500 kHz/5 MHz, 0.5 Vp-p CW,	[15]	-1.5	0	1.5	dB
		frequency characteristic	SW16, 17, 18:ON					
			[2] 0 V (SG2: OFF)					
10	VS1	Sync level 1	NTSC MODE	[15]	257	286	315	Vp-p
11	VS2	Sync level 2	PAL MODE (SW13: ON)	[15]	270	300	330	Vp-p
Y IN	→ VIDEO (	DUT						
12	G <sub>Y</sub>	Y IN → VIDEO OUT gain	SG14: 500 kHz, 0.5 Vp-p CW,	[10]	10.5	12	13.5	dB
			[12] 5 V					
13	F <sub>Y</sub>	Y IN → VIDEO OUT	SG14: 500 kHz, 0.5 Vp-p CW,	[10]	-1.5	0	1.5	dB
		frequency characteristic	[12] 5 V					
RGB	IN → TRA	P						_
14	D <sub>L(R-Y)</sub>	Delay (R-Y)	SG18: 1 Vp-p	[5]	210	310	410	ns
			[15] 5 V, [12] 5 V, [7] 0 V					
15	$D_{L(B-Y)}$	Delay (B-Y)	SG16: 1 Vp-p	[5]	210	310	410	ns
			[15] 5 V, [12] 0 V, [7] 0 V					
16	$G_{H(R-Y)}$	Gain (R-Y) VCA: Hi	SG18: 500 kHz, 0.5 Vp-p CW,	[5]	1	2	3.5	dB
			SW4, 6, 17, 18: ON					
			[15] 5 V, [12] 5 V, [7] 0 V,					
			[19] 5 V/2.5 V, [2] 0V (SG2: OFF)					
17	$G_{H(B-Y)}$	Gain (B-Y) VCA: Hi	SG16: 500 kHz, 0.5 Vp-p CW,	[5]	1	2	3.5	dB
			SW4, 6, 17, 18: ON					
			[15] 5 V, [12] 0 V, [7] 0 V,					
			[19] 5 V/2.5 V, [2] 0V (SG2: OFF)					
18	$G_{L(R-Y)}$	Gain (R-Y) VCA: Lo	SG18: 500 kHz, 0.5 Vp-p CW,	[5]	<b>-4.5</b>	<del>-</del> 3	-2	dB
10		Coin (D.V) \/CA+1=		[6]	4 -	2		4D
19	G <sub>L(B-Y)</sub>	Gain (B-Y) VCA: L0		[၁]	-4.5	–ა	-2	aB
19	G <sub>L(B-Y)</sub>	Gain (B-Y) VCA: Lo	SW4, 6, 17, 18: ON [15] 5 V, [12] 5 V, [7] 0 V, [19] 0 V/2.5 V, [2] 0V (SG2: OFF) SG18: 500 kHz, 0.5 Vp-p CW, SW4, 6, 17, 18: ON [15] 5 V, [12] 5 V, [7] 0 V, [19] 0 V/2.5 V, [2] 0V (SG2: OFF)	[5]	-4.5	-3	-2	dB

# **Electrical Characteristics (cont)**

No.	Symbol	Item	Measurement conditions	sure-	Limits			Unit
				ment point	Min.	Тур.	Max.	-
RGB	IN → VIDE	O OUT						
20	$V_{B1}$	NTSC burst level	NTSC MODE [12] 5 V	[10B]	243	286	329	mVp-p
21	$V_{B2}$	PAL burst level	PAL MODE (SW13: ON) [12] 5 V	[10B]	255	300	345	mVp-p
22	$V_{B3}$	PAL burst level differential	PAL MODE (SW13: ON) [12] 5 V	[10B]	-30	0	30	mVp-p
23	P <sub>PB</sub>	PAL burst phase differential	PAL MODE (SW13: ON) [12] 5 V	[10B]	82	90	98	deg
24	$V_{R/B}$	R/burst level ratio	SG18: 0.71 Vp-p [12] 5 V	[10B]	2.68	3.15	3.62	
25	$V_{G/B}$	G/burst level ratio	SG17: 0.71 Vp-p [12] 5 V	[10B]	2.51	2.95	3.39	
26	$V_{\text{B/B}}$	B/burst level ratio	SG16: 0.71 Vp-p [12] 5 V	[10B]	1.91	2.25	2.59	
27	V <sub>C/B</sub>	NTSC MODE carrier leak	NTSC MODE [12] 5 V	[10B]	_	-40	-28	dB
28	P <sub>R/B</sub>	R/burst phase differential	SG18: 0.71 Vp-p [12] 5 V	[10B]	96	104	112	deg
29	P <sub>G/B</sub>	G/burst phase differential	SG17: 0.71 Vp-p [12] 5 V	[10B]	233	241	249	deg
30	P <sub>B/B</sub>	B/burst phase differential	SG16: 0.71 Vp-p [12] 5 V	[10B]	339	347	355	deg
VIDE	O IN → VII	DEO OUT						
31	GVIO	VIDEO IN → VIDEO OUT gain	SG9: 50 <mark>0 kH</mark> z, 0.5 Vp-p CW, SW9: ON [12] 0 V, [2] 0 V (SG2: OFF)	[10]	5	6	7	dB
32	FVIO	VIDEO IN → VIDEO OUT frequency characteristic	SG9: 5 MHz, 0.5 Vp-p CW, SW9: ON [12] 0 V, [2] 0 V (SG2: OFF)	[10]	-1.5	0	1.5	dB
SUPI	ER IMPOSI							
33	PDI	RGB/VIDEO IN burst phase differential	SG9: 3.85 MHz, 286 mVp-p CW, SG12: 1 Vp-p	[10B]	<b>-</b> 5	0	5	deg
34	VOS	DC offset	SG9: burst, 286 mVp-p CW, SG12: 1 Vp-p	[10]	-20	0	20	mV
MMV								
35	HHK	HHK width	PAL MODE (SW13: ON) [5] 5V	[2] [15]	40	47	54	μs
36	BFPP	BFP position (burst position)	[5] 5V	[2] [15]	4.5	5.6	6.7	μs
37	BFPW	BFP width (burst width)	[5] 5V	[15]	2.0	2.5	3.0	μs

# **Electrical Characteristics Measurement Method**


# Tables for the various modes (common to all tests)

Mode	Setting condition	Function
FREE RUN MODE	⑨¬	VCXO FREE RUN
	До~о.зv	
PAL MODE	®	Carrier phase for MOD R reversed at each 1H
SUPER IMPOSE MODE	®—	[10] VIDEO OUT
	. HI:2~5V	RGB ENCODE signal out
	Lo:0~1V	VIDEO IN signal out
TEST MODE MR	®— 0— 0—	[5] Color difference output
TEST MODE MB	+ + +	MOD R-Y out
TEST MODE DR	<del>ग</del> ग़ ग़	MOD B-Y out
TEST MODE DB	4.7~5V 2~5V OPEN	DIFF R-Y out
	4.7~5V 0~1V OPEN	DIFF B-Y out
	4.7~5V 2~5V 0~0.3V 4.7~5V 0~1V 0~0.3V	
TEST MODE P	⑨ <b>-</b> ¬	[10] PULSE output
	<u> </u>	PAL MODE: BFP, HHK mix
	<del># 10 - 21</del>	NTSC MODE: BFP
V4, V6, V9,	Various pin voltages when SYNC is i	nput to [2] (C. SYNC IN)
V16, V17, V18	(for clamping)	

# Measurement method and method for computing limit values Meas. no. 1 Current flowing into [11] is measured. 2 3 57 SG2 4 ٥٧ 5 64 µ 5 SG18 52 *y* 6 / SG17` SG16/ ٥V 10 *µ* s output 6 5V SG2 ٥V 64 µ 6 SG16 0.71V 52 μ s SG17 SG18 σ٧ ء ۾ 10 ® output 7 SG18 (8, 9)/ SG17 SG16 ⊕ output V out (5MHz) F = 20 log V out (500kHz) (dB) 10 SG<sub>2</sub> 11 64 µ 8 output ٧s 12 0.5Vp.p SG14 Frequency 500 kHz The 500 kHz component V12 with respect to [10] is measured, and is computed using the following equation. $G_V = 20 \log \frac{V_{12}}{0.5 V_{PP}}$ (dB)


#### Measurement method and method for computing limit values Meas. no.

13




The 500 MHz component V13 with respect to (10) is measured, and is computed using the following equation.

$$fcY = 20 \log \frac{V_{13}}{V_{12}} (dB)$$




13



Frequency 5 MHz

The 500 MHz component V13 with respect to (10) is measured, and is computed using the following equation.

foY = 20 log 
$$\frac{V_{13}}{V_{12}}$$
 (dB)




16 (17)

SG18 (SG16)

SG14

1-500kHz

18 (19)



V out (@ 2.5V)

V out (@ DV) GL = 20 log V out (3/2.5V)

# Meas. no. Measurement method and method for computing limit values 20 21 ŞG2 22 64 µ 8 @ Output Vв₁=V<sub>Р</sub>н Vес=V-н Ves=VrH - Vin+19H 23 5V SG2 64 µ s ⊕ Output Ран P(0+1)99 $P_{PS} = |P_{nH}|$ burst phase $-P_{(n+1)H}$ burst phase 24 (25, 26)\$32 OV 64 µ 8 SG18 SG17) SG16/ 0.71Ve-P ⊕ Output R (G, B) / Burst level ratio = 27 SG2 64 µs ⊕ Output (dB) VG/B = 20 log 28 57 SG2 (29, 30)٥V 64 µ 6 SG18 (SG17) SG16) 52 µ ş 0.71VP-P ٥V ⊕ Output

# Meas. no. Measurement method and method for computing limit values 31 SG9 32 0.5Vr-r CW ⊕ Output V out (500kHz) (dB) Gvio = 20 log -0.5VP-P V out (5MHz) V out (500kHz) 33 SG2 SG9 Output on RGB side 27 SG12 Output on VIDEO IN side @ Output ∱ Pvn Psi = Pasa - Pvin (deg) 34 5V SG2 27 SG12 32 µ 8 SG9 <sup>®</sup>Output <sup>™</sup> Vos=VRG8 - VVIN (mV)

Meas. no. Measurement method and method for computing limit values


SG2 25V 0V 64μ5

We Output 2.8V 14HK

SG2 25V 0V 64μ6


SG2 25V 0V 64μ6

# **Test Circuit**



# **Usage Precautions**

# (1) Typical values for input signals



### (2) Setting the Free Run frequency

This IC generates the fsc by means of the VCXO circuit.


Consequently, the VCXO oscillation frequency must always be set to fsc before the IC is used, by following the procedure outlined below.

- 1. Connect [9] (VIDEO IN) to GND, and set the Free Run mode.
- 2. Set the [2] (OFFSET R) voltage when SYNC was input to [4] (C. SYNC IN) to  $V_4$ , and apply a voltage of  $V_4 = 0.5$  V to [4] (OFFSET R).
- 3. Fix C.[2] (SYNC IN) in the High state. (5 V applied)
- 4. Adjust the output frequency of [5] (TRAP) to the trimmer capacitor of [7] (VCXO IN), and set it to fsc.

### (3) Setting the color difference LPF

The frequency characteristic of the color difference LPF built into this IC can be set as shown in Fig. 1, using the [20] (fc CONT.) external resistor.

When doing this, the group delay characteristic also changes, as shown in Fig. 2.






Fig. 2 Group delay characteristic for the color difference LPF (for measurement conditions, see TEST nos. 14 and 15)

## (4) Setting Y DL

The group delay characteristic of the color signal of the RGB encoder output changes in response to the [20] (fc CONT) external resistor, so Y DL should be set in such a way that the group delay characteristic is the amount of group delay obtained from the group delay characteristic of Fig. 2, with 40 ns added.

Also, if the [6] (TRAP) circuit is being added, a further delay of +5 to +10 ns should be taken into consideration.

### (5) COLOR CONT characteristic

The gain of the chroma unit can be set as shown in Fig. 3, using the [19] (COLOR CONT) applied voltage. (The burst amplitude is constant.)





Fig. 3, COLOR CONT, characteristic (for measurement conditions, see TEST nos. 16, 17, 18, and 19)

### (6) The relationship between BFP and HHK


The pulse width of BFP and HHK can be set as shown in Fig. 4, using the [3] (HHK) external CR.



### (7) Input pin drive

Input pins [9], [16], [17], and [18] use clamp input, so they should always be driven with a low impedance.

## (8) Input/output relationship between SYNC and burst during the V cycle




### (9) V DL and Y<sub>S</sub> DL settings when the SUPERIMPOSE mode is being used

- 1) V DL is used to adjust the timing of the RGB encoder signal and the VIDEO IN signal.
- 2) Y<sub>S</sub> DL is used to adjust the timing of the RGB encoder signal and the Y<sub>s</sub> IN signal.
- 3) When the timing is the same for C. SYNC IN, RGB IN, VIDEO IN and Y<sub>s</sub> IN, V DL and Y<sub>S</sub> DL should be set using the amount of delay shown below as a guide.

$$V DL = Y DL (item 4) + 10 (ns)$$
$$Y_S DL = Y DL - 10 (ns)$$

# **Application Example (1)**

### Example showing RGB video signals being encoded in NTSC/PAL signal




# **Application Example (2)**


Example showing RGB text signals superimposed on NTSC/PAL signals

(\*The values in brackets show what takes place when the RGB signals of a personal computer or other device are superimposed on NTSC/PAL signals as a sub-screen.)

If signals delayed by approximately 350 nm after the text (\*sub-screen) RGB signals are created directly, as Ys signals, Ys DL is not necessary. If RGB and Ys are at same timing, the delay time of Ys DL should be set to 350 ns (typical).



# **Package Dimensions**



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

5. Renesas Technology Corp. semiconductors are not designed

- use.

  6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



**RENESAS SALES OFFICES** 

http://www.renesas.com

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001