DATA SHEET

TDA4866

Full bridge current driven vertical deflection booster

Product specification

Supersedes data of 1999 Jun 14

File under Integrated Circuits, IC02

2001 Aug 07

Philips
Semiconductors

PHILIPS

PHILIPS

Full bridge current driven vertical deflection booster

TDA4866

FEATURES

- Fully integrated, few external components

- No additional components in combination with the deflection controller TDA485x, TDA4841PS

- Pre-amplifier with differential high CMRR current mode inputs

- Low offsets

- High linear sawtooth signal amplification

- High efficient DC-coupled vertical output bridge circuit

- Powerless vertical shift

- High deflection frequency up to 160 Hz

- Power supply and flyback supply voltage independent adjustable to optimize power consumption and flyback time

- Excellent transition behaviour during flyback

- Guard circuit for screen protection.

GENERAL DESCRIPTION

The TDA4866 is a power amplifier for use in 90 degree colour vertical deflection systems for frame frequencies of 50 to 160 Hz. The circuit provides a high CMRR current driven differential input. Due to the bridge configuration of the two output stages DC-coupling of the deflection coil is achieved. In conjunction with TDA485x, TDA4841PS the ICs offer an extremely advanced system solution.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DC supply; note 1						
V_P	supply voltage (pin 3)		8.2	–	25	V
V_{FB}	flyback supply voltage (pin 7)	note 2	–	–	60	V
I_q	quiescent current (pin 7)		–	7	10	mA
Vertical circuit						
I_{defl}	deflection current (peak-to-peak value; pins 4 and 6)		0.6	–	2	A
I_{id}	differential input current (peak-to-peak value)	note 3	–	±500	±600	µA
Flyback generator						
I_{FB}	maximum current during flyback (peak-to-peak value; pin 7)		–	–	2	A
Guard circuit; note 1						
V_8	guard voltage	guard on	7.5	8.5	10	V
I_8	guard current	guard on	5	–	–	mA

Notes

1. Voltages refer to pin 5 (GND).

2. Up to $60\ V \geq V_{FB} \geq 40\ V$ a decoupling capacitor $C_{FB} = 22\ \mu F$ (between pin 7 and pin 5) and a resistor $R_{FB} = 100\ \Omega$ (between pin 7 and V_{FB}) are required (see Fig.7).

3. Differential input current $I_{id} = I_1 - I_2$.

Full bridge current driven vertical deflection booster

TDA4866

ORDERING INFORMATION

| TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
TDA4866	SIL9P	plastic single in-line power package; 9 leads	SOT131-2
TDA4866J	DBS9P	plastic DIL-bent-SIL power package; 9 leads (lead length 12/11 mm); exposed die pad	SOT523-1

BLOCK DIAGRAM

Fig.1 Block diagram.

PINNING

SYMBOL	PIN	DESCRIPTION
INA	1	input A
INB	2	input B
V_P	3	supply voltage
OUTB	4	output B
GND	5	ground
OUTA	6	output A
V_{FB}	7	flyback supply voltage
GUARD	8	guard output
FEEDB	9	feedback input

Full bridge current driven vertical deflection booster

TDA4866

Fig.2 Pin configuration (SIL version).

Fig.3 Pin configuration (DBS version).

FUNCTIONAL DESCRIPTION

The TDA4866 consists of a differential input stage, two output stages, a flyback generator, a protection circuit for the output stages and a guard circuit.

Differential input stage

The differential input stage has a high CMRR differential current mode input (pins 1 and 2) that results in a high electro-magnetic immunity and is especially suitable for driver units with differential (e.g. TDA485x, TDA4841PS) and single ended current signals. Driver units with voltage outputs are simply applicable as well (e.g. two additional resistors are required).

The differential input stage delivers the driver signals for the output stages.

Output stages

The two output stages are current driven in opposite phase and operate in combination with the deflection coil in a full bridge configuration. Therefore the TDA4866 requires no external coupling capacitor (e.g. 2200 μF) and operates with one supply voltage V_P and a separate adjustable flyback supply voltage V_{FB} only. The deflection current through the coil (I_{defl}) is measured with the resistor R_m which produces a voltage drop (U_{rm}) of: $U_{rm} \approx R_m \times I_{defl}$. At the feedback input (pin 9) a part of I_{defl} is fed back to the input stage. The feedback input has a current input characteristic which holds the differential voltage between pin 9 and the output pin 4 on zero.

Therefore the feedback current (I_9) through R_{ref} is:

$$I_9 \approx \frac{R_m}{R_{ref}} \times I_{defl}$$

The input stage directly compares the driver currents into pins 1 and 2 with the feedback current I_9. Any difference of this comparison leads to a more or less driver current for the output stages. The relation between the deflection current and the differential input current (I_{id}) is:

$$I_{id} = I_9 \approx \frac{R_m}{R_{ref}} \times I_{defl}$$

Due to the feedback loop gain ($V_{U\ loop}$) and internal bondwire resistance (R_{bo}) correction factors are required to determine the accurate value of I_{defl}:

$$I_{defl} = I_{id} \times \frac{R_{ref}}{R_m + R_{bo}} \times \left(1 - \frac{1}{V_{U\ loop}}\right)$$

with $R_{bo} \approx 70$ mΩ and $\left(1 - \frac{1}{V_{U\ loop}}\right) \approx 0.98$

for $I_{defl} = 0.7$ A.

The deflection current can be adjusted up to ± 1 A by varying R_{ref} when R_m is fixed to 1 Ω.

High bandwidth and excellent transition behaviour is achieved due to the transimpedance principle this circuit works with.

Full bridge current driven vertical deflection booster

TDA4866

Flyback generator

During flyback the flyback generator supplies the output stage A with the flyback voltage. This makes it possible to optimize power consumption (supply voltage V_P) and flyback time (flyback voltage V_{FB}). Due to the absence of a decoupling capacitor the flyback voltage is fully available.

In parallel with the deflection yoke and the damping resistor (R_p) an additional RC combination (R_{SP}; C_{SP}) is necessary to achieve an optimized flyback behaviour.

Protection

The output stages are protected against:

• Thermal overshoot

• Short-circuit of the coil (pins 4 and 6).

Guard circuit

The internal guard circuit provides a blanking signal for the CRT. The guard signal is active HIGH:

• At thermal overshoot

• When feedback loop is out of range

• During flyback.

The internal guard circuit will not be activated, if the input signals on pins 1 and 2 delivered from the driver circuit are out of range or at short-circuit of the coil (pins 4 and 6).

For this reason an external guard circuit can be applied to detect failures of the deflection (see Fig.8). This circuit will be activated when flyback pulses are missing, which is the indication of any abnormal operation.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages referenced to pin 5 (GND); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_P	supply voltage (pin 3)		0	30	V
V_{FB}	flyback supply voltage (pin 7)		0	60	V
I_{FB}	flyback supply current		0	±1.8	A
V_1, V_2	input voltage		0	V_P	V
I_1, I_2	input current		0	±5	mA
V_4, V_6	output voltage		0	V_P	V
I_4, I_6	output current	note 1	0	±1.8	A
V_9	feedback voltage		0	V_P	V
I_9	feedback current		0	±5	mA
V_8	guard voltage	note 2	0	$V_P + 0.4$	V
I_8	guard current		0	±5	mA
T_{stg}	storage temperature		−20	+150	°C
T_{amb}	ambient temperature		−20	+75	°C
T_j	junction temperature	note 3	−20	+150	°C
V_{es}	electrostatic handling voltage	note 4	−500	+500	V

Notes

1. Maximum output currents I_4 and I_6 are limited by current protection.

2. For $V_P > 13$ V the guard voltage V_8 is limited to 13 V.

3. Internally limited by thermal protection; switching point ≥150 °C.

4. Equivalent to discharging a 200 pF capacitor through a 0 Ω series resistor.

Full bridge current driven vertical deflection booster

TDA4866

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th(j-mb)}$	thermal resistance from junction to mounting base			
	TDA4866 (SIL version)		4	K/W
	TDA4866J (DBS version)	note 1	4	K/W

Note

1. To minimize the thermal resistance from mounting base to heatsink [$R_{th(mb-h)}$] (DBS version) follow the recommended mounting instruction: screw mounting preferred; torque = 40 Ncm; use heatsink compound.

CHARACTERISTICS

V_P = 15 V; T_{amb} = 25 °C; V_{FB} = 40 V; voltages referenced to pin 5 (GND); parameters are measured in test circuit (see Fig.6); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_P	supply voltage (pin 3)		8.2	–	25	V
V_{FB}	flyback supply voltage (pin 7)	note 1	$V_P + 6$	–	60	V
I_{FB}	quiescent feedback current (pin 7)	no load; no signal	–	7	10	mA
Input stage						
$I_{id(p-p)}$	differential input current ($I_{id} = I_1 - I_2$) (peak-to-peak value)		–	±500	±600	μA
$I_{1, 2(p-p)}$	single ended input current (peak-to-peak value)	note 2	0	±300	±600	μA
CMRR	common mode rejection ratio	note 3	–	−54	–	dB
V_1	input clamp voltage	I_1 = 300 μA	2.7	3.0	3.3	V
V_2	input clamp voltage	I_2 = 300 μA	2.7	3.0	3.3	V
$TC_{i,1}$	input clamp signal TC on pin 1		0	–	±800	μV/K
$TC_{i,2}$	input clamp signal TC on pin 2		0	–	±800	μV/K
$V_1 - V_2$	differential input voltage	I_{id} = 0	0	–	±10	mV
I_9	feedback current		–	±500	±600	μA
V_9	feedback voltage		1	–	$V_P - 1$	V
$I_{id(offset)}$	differential input offset current ($I_{id(offset)} = I_1 - I_2$)	I_{defl} = 0; R_{ref} = 1.5 kΩ; R_m = 1 Ω	0	–	±20	μA
$C_{i\ INA}$	input capacity pin 1 referenced to GND		–	–	5	pF
$C_{i\ INB}$	input capacity pin 2 referenced to GND		–	–	5	pF
Output stages A and B						
I_4	output current		–	–	±1	A
I_6	output current		–	–	±1	A
V_6	output A saturation voltage to GND	I_6 = 0.7 A	–	1.3	1.5	V
		I_6 = 1.0 A	–	1.6	1.8	V
$V_{6,3}$	output A saturation voltage to V_P	I_6 = 0.7 A	–	2.3	2.9	V
		I_6 = 1.0 A	–	2.7	3.3	V
V_4	output B saturation voltage to GND	I_4 = 0.7 A	–	1.3	1.5	V
		I_4 = 1.0 A	–	1.6	1.8	V

Full bridge current driven vertical deflection
booster

TDA4866

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{4,3}$	output B saturation voltage to V_P	$I_4 = 0.7$ A	–	1.0	1.6	V
		$I_4 = 1.0$ A	–	1.3	1.9	V
LE	linearity error	$I_{defl} = \pm0.7$ A; note 4	–	–	2	%
V_4	DC output voltage	$I_{id} = 0$ A; closed-loop	6.6	7.2	7.8	V
V_6	DC output voltage	$I_{id} = 0$ A; closed-loop	6.6	7.2	7.8	V
G_{oi}	open-loop current gain ($I_{4,6}/I_{id}$)	$I_{4,6} < 100$ mA; note 5	–	100	–	dB
G_{ofb}	open-loop current gain ($I_{4,6}/I_9$)	$I_{4,6} < 100$ mA; note 5	–	100	–	dB
G_{ifb}	current ratio (I_{id}/I_9)	closed-loop	–	–0.2	–	dB
$I_{defl(ripple)}$	output ripple current as a function of supply ripple	$V_{P(ripple)} = \pm0.5$ V; $I_{id} = 0$; closed-loop	–	±1	–	mA
Flyback generator						
$V_{7,6}$	voltage drop during flyback					
	reverse	$I_{defl} = 0.7$ A	–	–2.0	–3.0	V
		$I_{defl} = 1.0$ A	–	–2.3	–3.5	V
	forward	$I_{defl} = 0.7$ A	–	+5.6	+6.1	V
		$I_{defl} = 1.0$ A	–	+5.9	+6.5	V
V_6	switching on threshold voltage		$V_P - 1$	–	$V_P + 1.5$	V
V_6	switching off threshold voltage		$V_P - 1.5$	–	$V_P + 1$	V
I_7	flyback current during flyback		–	–	±1	A
Guard circuit						
V_8	output voltage	guard on	7.5	8.5	10	V
V_8	output voltage	guard on; $V_P = 8.2$ V	6.9	–	$V_P - 0.4$	V
I_8	output current	guard on	5	–	–	mA
V_8	output voltage	guard off	–	–	0.4	V
I_8	output current	guard off; $V_8 = 5$ V	0.5	1	1.5	mA
$V_{8(ext.)}$	allowable external voltage on pin 8		0	–	13	V
		$V_P \leq 13$ V	0	–	$V_P + 0.3$	V

Notes

1. Up to 60 V $\geq V_{FB} \geq$ 40 V a decoupling capacitor $C_{FB} = 22$ μF (between pins 7 and 5) and a resistor $R_{FB} = 100$ Ω (between pin 7 and V_{FB}) are required (see Fig.7).

2. Saturation voltages of output stages A and B can be increased in the event of negative input currents $I_{1,2} < -500$ μA.

3. $D_i = \dfrac{I_{deflc}}{I_{idc}} \times \dfrac{I_{id}}{I_{defl}}$ with I_{deflc} = common mode deflection current and I_{idc} = common mode input current.

4. Deviation of the output slope at a constant input slope.

5. Frequency behaviour of G_{oi} and G_{ofb}:

   a) –3 dB open-loop bandwidth (–45°) at 15 kHz; second pole (–135°) at 1.3 MHz.

   b) Open-loop gain at second pole (–135°) 55 dB.

Full bridge current driven vertical deflection booster

TDA4866

Fig.4 Timing diagram.

Full bridge current driven vertical deflection
booster

TDA4866

INTERNAL PIN CONFIGURATION

Fig.5 Internal circuits.

TEST AND APPLICATION INFORMATION


Fig.6 Test diagram.

(1) Up to 60 V ≥ V_{FB} ≥ 40 V, R_{FB} = 100 Ω and C_{FB} = 22 μF are required.

(2) C_{SP} = 10 to 330 nF and R_{SP} = 10 to 22 Ω are required. The value of C_{SP} depends on minimum t_{flb}/V_{FB}.

Fig.7 Application diagram with driver circuit TDA485x, TDA4841PS.

Fig.8 Application circuit for external guard signal generation.

Full bridge current driven vertical deflection booster

TDA4866

Example for both TDA4866 and TDA4866J

Table 1 Values given from application

SYMBOL	VALUE	UNIT
$I_{defl(max)}$	0.71	A
$L_{deflcoil}$	5.2	mH
$R_{deflcoil}$	5.4 [= 4.2 + 7% + $\Delta R(\vartheta)$]	Ω
R_m	1 (+1%)	Ω
R_p	180	Ω
R_{ref}	1.6	kΩ
V_{FB}	35	V
T_{amb}	+50	°C
$T_{deflcoil}$	+75	°C
$R_{th(j-mb)}$	4	K/W
$R_{th(mb-amb)}$[1]	8	K/W

Note

1. A layer of silicon grease between the mounting base and the heatsink optimizes thermal resistance.

Table 2 Calculated values

SYMBOL	VALUE	UNIT
V_P	8.6	V
t_{flb}	270	μs
P_{tot}	3.65	W
P_{defl}	0.9	W
P_{IC}	2.75	W
$R_{th(tot)}$	12	K/W
$T_{j(max)}$[1]	+83	°C

Note

1. $T_{j(max)} = P_{IC} \times [R_{th(j-mb)} + R_{th(mb-amb)}] + T_{amb}$

Calculation formula for supply voltage and power consumption

$V_{b1} = V_{6, 3} + R_{deflcoil} \times I_{defl(max)} - U'_L + R_m \times I_{defl(max)} + V_4$

$V_{b2} = V_6 + R_{deflcoil} \times I_{defl(max)} + U'_L + R_m \times I_{defl(max)} + V_{4, 3}$

for $V_{b1} > V_{b2}$: $V_P = V_{b1}$

for $V_{b2} > V_{b1}$: $V_P = V_{b2}$

with:

$U'_L = L_{deflcoil} \times 2I_{defl(max)} \times f_v$

f_v = vertical deflection frequency.

$$P_{tot} = V_P \times \frac{I_{defl(max)}}{2} + V_P \times 0.03\,A + 0.1\,W + V_{FB} \times I_{FB}$$

$$P_{defl} = \frac{1}{3}(R_{deflcoil} + R_m) \times I^2_{defl(max)}$$

$$P_{IC} = P_{tot} - P_{defl}$$

P_{IC} = power dissipation of the IC

P_{defl} = power dissipation of the deflection coil

P_{tot} = total power dissipation.

Calculation formula for flyback time:

$t_{flb} =$

$$\frac{L_{deflcoil}}{R_{deflcoil} + R_m} \times \ln\left(\frac{1 + \dfrac{(R_{deflcoil} + R_m) \times I_{defl(max)}}{V_{FB} + V_{7r} - V_{6r}}}{1 - \dfrac{(R_{deflcoil} + R_m) \times I_{defl(max)}}{V_{FB} - (V_{7f} - V_{6f})}}\right) + t_{flb(off)}$$

with:

$t_{flb(off)}$ = flyback switch off time = 50 μs for this application ($t_{flb(off)}$ depends on V_{FB}, $I_{defl(max)}$, $L_{deflcoil}$ and C_{SP}).

To achieve good noise suppression the following values for R_p are recommended:

Table 3 Recommended values

| $L_{deflcoil}$ (mH)	R_p (Ω)
3	100
6	180
10	240
15	390

Full bridge current driven vertical deflection booster

TDA4866

PACKAGE OUTLINES

SIL9P: plastic single in-line power package; 9 leads

SOT131-2

view **B**: mounting base side

scale
0   5   10 mm

DIMENSIONS (mm are the original dimensions)

UNIT	A_1 max.	A_2	b max.	b_p	c	$D^{(1)}$	d	D_h	$E^{(1)}$	e	E_h	j	L	Q	w	x	$Z^{(1)}$
mm	2.0	4.6 4.4	1.1	0.75 0.60	0.48 0.38	24.0 23.6	20.0 19.6	10	12.2 11.8	2.54	6	3.4 3.1	17.2 16.5	2.1 1.8	0.25	0.03	2.00 1.45

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT131-2						~~95-03-11~~ 99-12-17

Full bridge current driven vertical deflection
booster

TDA4866

DBS9P: plastic DIL-bent-SIL power package; 9 leads (lead length 12/11 mm); exposed die pad   **SOT523-1**

non-concave

view **B**: mounting base side

DIMENSIONS (mm are the original dimensions)

UNIT	$A_2^{(2)}$	b_p	c	$D^{(1)}$	$D_1^{(2)}$	D_h	$E^{(1)}$	E_h	e	e_1	e_2	k	L	L_1	L_2	L_3	m	P	Q	q	q_1	q_2	v	w	x	$Z^{(1)}$
mm	2.7 2.3	0.80 0.65	0.58 0.48	13.2 12.8	6.2 5.8	3.5	14.7 14.3	3.5	2.54	1.27	5.08	3.0 2.0	12.4 11.0	11.4 10.0	6.7 5.5	4.5 3.7	2.8	3.4 3.1	1.15 0.85	17.5 16.3	4.85	3.8 3.6	0.8	0.3	0.02	1.65 1.10

Notes

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
2. Plastic surface within circle area D_1 may protrude 0.04 mm maximum.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT523-1						~~98-11-12~~ 00-07-03

SOLDERING

Introduction to soldering through-hole mount packages

This text gives a brief insight to wave, dip and manual soldering. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

Wave soldering is the preferred method for mounting of through-hole mount IC packages on a printed-circuit board.

Soldering by dipping or by solder wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joints for more than 5 seconds.

The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg(max)}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

Manual soldering

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

Suitability of through-hole mount IC packages for dipping and wave soldering methods

PACKAGE	SOLDERING METHOD	
	DIPPING	WAVE
DBS, DIP, HDIP, SDIP, SIL	suitable	suitable[1]

Note

1. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.

Full bridge current driven vertical deflection booster

TDA4866

DATA SHEET STATUS

DATA SHEET STATUS[1]	PRODUCT STATUS[2]	DEFINITIONS
Objective specification	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary specification	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product specification	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

Notes

1. Please consult the most recently issued data sheet before initiating or completing a design.

2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

NOTES

NOTES

NOTES

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit **http://www.semiconductors.philips.com**.   Fax: **+31 40 27 24825**
For sales offices addresses send e-mail to: **sales.addresses@www.semiconductors.philips.com**.

Printed in The Netherlands   753504/05/pp20   Date of release: 2001 Aug 07   Document order number: 9397 750 08444

Let's make things better.

Philips
Semiconductors

PHILIPS