
EPC2012C – Enhancement Mode Power Transistor

 V_{DSS} , 200 V $R_{DS\,(on)}$, $100\,\mathrm{m}\Omega$ I_D , 5A









Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 55 years. GaN's exceptionally high electron mobility and low temperature coefficient allows very low R_{DS (on)}, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Maximum Ratings				
V_{DS}	Drain-to-Source Voltage	200	V	
,	Continuous (T _A =25°C, R _{θJA} = 26)	5	۸	
I _D	Pulsed (25°C, $T_{Pulse} = 300 \ \mu s$)	22	А	
V_{GS}	Gate-to-Source Voltage	6	V	
	Gate-to-Source Voltage	-4	V	
T	Operating Temperature	-40 to 150	°C	
T_{STG}	Storage Temperature	-40 to 150		



EPC2012C eGaN® FETs are supplied only in passivated die form with solder bars

Applications

- High Speed DC-DC conversion
- Class D Audio
- · High Frequency Hard-Switching and **Soft-Switching Circuits**

Benefits

- Ultra High Efficiency
- Ultra Low R_{DS(on)}
- Ultra low Q_G
- · Ultra small footprint

www.epc-co.com/epc/Products/eGaNFETs/EPC2012C.aspx

Static Characteristics (T _J = 25°C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V}, I_D = 60 \mu\text{A}$	200			V
I _{DSS}	Drain Source Leakage	$V_{DS} = 160 V, V_{GS} = 0 V$		10	50	μΑ
	Gate-to-Source Forward Leakage	$V_{GS} = 5 \text{ V}$		0.2	1	mA
I _{GSS}	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		10	50	μΑ
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 1 \text{ mA}$	0.8	1.4	2.5	V
R _{DS(on)}	Drain-Source On Resistance	$V_{GS} = 5 \text{ V, } I_{D} = 3 \text{ A}$		70	100	mΩ
Source-Drain Characteristics (T _j = 25°C unless otherwise stated)						
V_{SD}	Source-Drain Forward Voltage	$I_S = 0.5 \text{ A, } V_{GS} = 0 \text{ V}$		1.9		V

All measurements were done with substrate shorted to source.

Thermal Characteristics				
		TYP	UNIT	
$R_{ heta JC}$	Thermal Resistance, Junction to Case	4.2	°C/W	
$R_{\theta JB}$	Thermal Resistance, Junction to Board	12.5	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1)	85	°C/W	

Note 1: $R_{\text{\tiny BJA}}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. $See \ http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.$

Dynamic Characteristics (T _j = 25°C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
C _{ISS}	Input Capacitance			100	140	
C _{oss}	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V}$		64	85	pF
C _{RSS}	Reverse Transfer Capacitance			0.4	0.6	
R_{G}	Gate Resistance			0.6		Ω
Q_{G}	Total Gate Charge	$V_{DS} = 100 \text{ V}, I_D = 3 \text{ A}, V_{GS} = 5 \text{ V}$		1	1.3	
Q_{GS}	Gate to Source Charge			0.3		
Q_{GD}	Gate to Drain Charge	$V_{DS} = 100 \text{ V}, I_{D} = 3 \text{ A}$		0.2	0.35	nC
$Q_{G(TH)}$	Gate Charge at Threshold			0.2		
Qoss	Output Charge	$V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V}$		10	13	
Q_{RR}	Source-Drain Recovery Charge			0		

All measurements were done with substrate shorted to source.

Figure 1: Typical Output Characteristics at 25°C




Figure 2: Transfer Characteristics




Figure 3: $R_{\text{DS(on)}}$ vs. V_{GS} for Various Drain Currents









Figure 4: R_{DS(on)} vs. V_{GS} for Various Temperatures

















All measurements were done with substrate shortened to source.





Figure 11: Transient Thermal Response Curves








Figure 12: Safe Operating Area



TAPE AND REEL CONFIGURATION



	EPC2012C (note 1)				
Dimension (mm)	target min max				
а	8.00	7.90	8.30		
b	1.75	1.65	1.85		
c (note 2)	3.50	3.45	3.55		
d	4.00	3.90	4.10		
е	4.00	3.90	4.10		
f (note 2)	2.00	1.95	2.05		
g	1.5	1.5	1.6		

Die is placed into pocket solder bar side down (face side down)

Note 1: MSL1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.


Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.

DIE MARKINGS	
	2012
	YYYY
Die orientation dot	
Gate Pad solder bar	ZZZZ
is under this corner ->	

Dart	Laser Markings			
Part Number	Part # Marking Line 1	Lot_Date Code Marking line 2	Lot_Date Code Marking Line 3	
EPC2012C	2012	YYYY	ZZZZ	

DIE OUTLINE

Solder Bar View




		MILLIMETERS	
DIM	MIN	Nominal	MAX
A	1.681	1.711	1.741
В	0.889	0.919	0.949
c	0.660	0.663	0.666
d	0.251	0.254	0.257
e	0.230	0.245	0.260
f	0.251	0.254	0.257
g	0.600	0.600	0.600

Side View

(685)SEATING PLANE

RECOMMENDED LAND PATTERN

(units in µm)



Pad no. 1 is Gate

Pad no. 2 is Substrate

Pad no. 3 is Drain

Pad no. 4 is Source

For assembly recommendations please visit www.epc-co.com/epc/DesignSupport/AssemblyBasics.aspx

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any productor circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

 $eGaN^{\circ} \ is \ a \ registered \ trademark \ of \ Efficient \ Power \ Conversion \ Corporation.$

U.S. Patents 8,350,294; 8,404,508; 8,431,960; 8,436,398

Information subject to change without notice. Revised November, 2014

EPC – EFFICIENT POWER CONVERSION CORPORATION | WWW.EPC-CO.COM |

COPYRIGHT 2014