TDC1012



Monolithic Digital-To-Analog Converter 12-Bit, 20Msps

The TDC1012 is a TTL compatible, 12-bit monolithic D/A converter capable of converting digital data into an analog current or voltage at data rates in excess of 20 Megasamples-per second (Msps).

The analog performance has been optimized for dynamic performance, with very low glitch energy. The dual outputs are able to drive 50Ω load with 1 Volt output levels while keeping a spurious-free-dynamic range greater than 70dB.

Data registers are incorporated on the TDC1012. This eliminates the temporal data skew encountered with external registers and latches and minimizes the glitches that can adversely affect performance in many applications.


Features

- 12-Bit Resolution
- 20 Msps Data Rate
- TTL Inputs
- Very Low Glitch With No Track And Hold Circuit Needed
- Dual +4dBm (1V Into 50Ω) Outputs Make Output Amplifiers Unnecessary In Many Applications
- 70dB Typical Spurious-Free Dynamic Range
- Available Compliant To MIL-STD-883

Applications

- Direct Digital RF Signal Generation
- Test Signal Generation
- Arbitrary Waveform Synthesis
- Broadcast And Studio Video
- High-Resolution A/D Converters

Interface Circuit




TRW LSI Products Inc. P.O. Box 2472 La Jolla, CA 92038

Phone: (619) 457-1000 FAX: (619) 455-6314


©TRW Inc. 1990 40G02291 Rev. D - 9/90 Printed in the U.S.A.




Functional Block Diagram



Pin Assignments



28 Contact Chip Carrier-C3 Package 28 Leaded Plastic Chip Carrier-R3 Package



24 Pin Hermetic Ceramic DIP-J7 Package 24 Pin Plastic DIP-N7 Package

TDC1012



Functional Description

General Information

The TDC1012 consists of five major circuit sections: the LSB data register, the MSB decode block, the decoded MSB register, the current switch array, and the reference amplifier. All data bits are registered just before the current switches to minimize the temporal skew that would generate glitches.

There are three major D/A architectures: segmentated, weighted current sources, and R-2R. In segmentated converters there is one current source for each possible output level. The current sources are equally weighted and for an input code of N, N current sources are turned on. An N bit segmented D/A has $2^{N}-1$ current sources. A weighted current source D/A has one current source for each input bit, and a binary weighting for the current sources. In an R-2R D/A, there is one current source per bit and a resistor network which scales the current sources to have a binary weighting. When transitioning from a code of 011111111111 to 10000000000, both the R-2R D/A and Binary weighted D/A are turning some current sources on while turning others off. If the timing is not perfect, there is a moment where too many current sources are either on or off, resulting in a glitch. In a segmented architecture, 2047 of the current sources remain on, and one more is turned on to increment the output - no possibility of a glitch.

The TDC1012 uses an architecture with the 6 MSBs segmented and the 6 LSBs form a R-2R network. The result is a D/A converter which has very low-glitch energy, and a moderate die size.

Power, Grounds

The TDC1012 requires a –5.2V power supply and a +5.0V power supply. The analog (VEEA) and digital (VEED) supply voltages should be decoupled from each other, as shown in the *Typical Interface Circuits*. The VCC pin should be considered a digital power supply. The 0.1µF decoupling capacitors should be placed as close as possible to the power pins. The inductors are simple ferrite beads and are neither critical in value nor always required.

Reference

The TDC1012 has two reference inputs: REF+ and REF— These are the inverting and noninverting inputs of the internal reference amplifier. An externally generated reference voltage is applied to the REF— pin. Current flows into the REF+ pin through an external current setting resistor (RREF). This current is the reference current (IREF) which serves as an internal reference for the current source array. The output current for an input code N from OUT+ is related to IRFF through the following relationship:

$$IOUT = N \times \frac{IREF}{64}$$

Where N is the value of the input code

This means that with an IREF that is nominally $625\mu\text{A}$, the full scale output is 40mA, which will drive a 50Ω load in parallel with a 50Ω transmission line (25Ω total load) with a 1V peak to peak signal. The impedance seen by the REF—and REF+ pins should be approximately equal so the effect of amplifier input bias current is minimized. The TDC1012 has been optimized to operate with a reference current of 625mA. Significantly increasing or decreasing this current may degrade the performance of the device.

The minimum and maximum values for VREF and IREF are listed in the table of *Operating conditions*. The internal reference amplifier is externally compensated to assure stability. To compensate this amplifier, a 0.1 µF capacitor should be connected between the COMP pin and VEEA. The amplifier has been optimized to minimize the settling time, and as a result should be considered a DC amplifier. Performance of the TDC1012 operating in a multiplying D/A mode is not guaranteed.

Stable, adjustable reference circuits are shown in the *Typical Interface Circuits*, *5*, *6* and *7*.

Digital Inputs

The data inputs are TTL compatible. The TDC1012 is specified with two sets of setup and hold times. One of these pairs of specifications guarantees the performance of the TDC1012 to specifications listed in the *Minimum* and *Maximum* columns of the *System performance* characteristics table.



The second more rigid specification is recommended for applications where lowest possible glitch and highest SFDR are desired. The more stringent t_S and t_H ensure that the data will not be slewing during times critical to the TDC1012, and will minimize the effects of capacitively coupled data feedthrough and optimize SFDR performance.

Another method for reducing the effect of capacitive coupling is to slow down the slew rates of the digital inputs. This has been done in the circuit shown in the *Typical Interface Circuits* by the addition of 50Ω series resistors to the data lines.

Clock and Feedthrough Control

The TDC1012 requires a TTL clock signal (CONV) Data is synchronously entered on the rising edge of CONV. The CONV input is ignored in the Feedthrough (FT = HIGH) mode. The Feedthrough (FT) pin is normally held LOW, where the TDC1012 operates in a clocked mode (the output changes only after a clock rising edge). An internal pull-down resistor is provided, and this pin may be left open for clocked operation.

For certain applications, such as high-precision successive approximation A/D converters, throughput delay may be more important then glitch performance. In these cases, the FT pin may be brought HIGH, which makes the input registers transparent. This allows the analog output to change immediately and asynchronously in response to the digital inputs.

Since skew in the bits of the input word will result in glitches, and will affect settling time, it is recommended that the TDC1012 be operated in clocked mode for most applications.

Analog Outputs

Two simultaneous and complementary analog outputs are provided. Both of these outputs are full-power current sources. By driving the current source outputs into a resistive load, they may be used as voltage outputs. OUT+ provides a 0 to -40mA output current (0 to -1V when terminated in 25Ω) as the input code varies from 0000 0000 0000 to 1111 1111 1111. OUT- varies in a complementary manner from -40 to 0mA (-1 to 0V when terminated with 25Ω) over the same code range. (See the *Input Coding Table*.)

The output current is proportional to the reference current and the input code. The recommended output termination is 25Ω . This can be provided by placing a 50Ω source resistor between the output pin and ground, then driving a terminated 50Ω transmission line. With this load, the output voltage range of the converter is 0 to -1.0V.

If a load is capacitively coupled to the TDC1012, it is recommended that a 25Ω load at DC, as seen by the TDC1012, continue to be maintained. The output voltage should be kept within the output compliance voltage range, Voc. as specified in the *Electrical characteristics table*, or the accuracy may be impaired.



Package Interconnections

Signal Type	Signal Name	Function	Value	J7 & N7 Package Pins	C3 & R3 Package Pins
Power	VCC	Digital Supply Voltage	+5.0V	15	26
	AGND	Analog Ground	0.0V	5	13
	DGND	Digital Ground	0.0V	8	17
	VEEA	Analog Supply Voltage	−5.2V	18	1
	VEED	Digital Supply Voltage	-5.2V	22	5
Reference	REF-	Reference Voltage Input	-1.0V	19	2
	REF+	Reference Current Input	–625μA	20	3
	COMP	Compensation Capacitor	0.1μF, see text	21	4
Data Inputs	D ₁ (MSB)	Most Significant Bit	TTL	14	24
	D ₂		TTL	13 .	23
	D ₃		TTL	12	22
	D ₄		ΠL	11	21
	D ₅		ΠL	10	20
	D ₆		TTL	9	19
	D ₇		TTL	23	6
	D ₈		TTL	24	7
	Dg		TTL	1	8
	D ₁₀		TTL	2	9
	D ₁₁		TTL	3	10
	D ₁₂ (LSB)	Least Significant Bit	TTL	4	11
Feedthrough	FT	Feedthrough Mode Control	TTL	17	28
Convert	CONV	Convert (Clock) Input	TTL	16	27
Analog Output	OUT+	Analog Output	0 to 40mA	6	14
	OUT-	Analog Output	40 to 0mA	7	15

Input Coding Table¹

Input Data	OUT+ (mA)	V _{OUT+} (mV)	OUT- (mA)	VOUT_(mV)
MSB LSB				
0000 0000 0000	0.000	0.00	40.000	-1000.00
0000 0000 0001	0.009	-0.24	39.990	-999.75
0000 0000 0010	0.019	-0.49	39.980	-999.52
	•	•	•	•
	•	•	•	•
	•	•	•	•
	•	•	•	•
0111 1111 1111	19.995	-499.88	20.005	-500.12
1000 0000 0000	20.005	-500.12	19.995	-499.88
	•	•	•	•
	•	•	•	•
	•	•	•	•
1111 1111 1101	39.980	-999.52	0.019	-0.49
1111 1111 1110	39.990	-999.75	0.009	-0.24
1111 1111 1111	40.000	-1000.00	0.000	0.0

Note: 1. IREF = $625\mu\text{A}$, RLOAD = 25Ω



Figure 1. Timing Diagram






Figure 2. Equivalent Input Circuits





6



Figure 3. Equivalent Reference and Output Circuits





Figure 4. Output Test Load



Absolute maximum ratings (beyond which the device may be damaged)1

Supply Vo	ltages	
	VCC (Measured to DGND)	0.5 to +7.0V
	VEEA (Measured to AGND)	7.0 to +0.5V
	VEEA (Measured to VEED)	50 to +50mV
	VEED (Measured to DGND)	7.0 to +0.5V
	AGND (Measured to DGND)	
Inputs		
	CONV, FT, D ₁₋₁₂ (Measured to DGND) ²	VCC +0.5 to −0.5V
	CONV, FT, D ₁₋₁₂ Current, Externally Forced ³	±3mA
	REF+, REF–, Applied Voltage (Measured to AGND)3	VEEA to +0V
	REF+, REF-, Current, Externally Forced ³	±3mA
Outputs		
	OUT+, OUT-, Applied Voltage (Measured to AGND) ²	2.0 to +2.0V
	OUT+, OUT-, Current, Externally Forced ³	+50mA
	Short-Circuit Duration (Single Output to GND)	unlimited
Temperate	ure	
	Operating, Ambient	
	(Plastic Package)	20 to +90°C
	(Ceramic Package)	60 to +150°C
	Junction	
	(Plastic Package)	+140°C
	(Ceramic Package)	+200°C
	Lead, soldering (10 seconds)	+300°C
	Storage	

Note: 1. Absolute maximum ratings are limited values applied individually while other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied. Device performance and reliability are guaranteed only if the Operating Conditions are not exceeded.

- 2. Applied voltage must be current limited to specified range.
- 3. Forcing voltage must be limited to specified range. Current is specified as conventional current flowing into the device



Operating conditions

			1	Temperati	ıre Rang	e		
			Standar	d		Extende	d	1
Parameter		Min	Nom	Max	Min	Nom	Max	Units
VCC	Positive Supply Voltage (Measured to DGND)	4.75	5.0	5.25	4.5	5.0	5.5	V
VEED	Negative Supply Voltage (Measured to DGND)	-4.9	-5.2	-5.5	-4.9	-5.2	-5.5	V
VEEA	Negative Supply Voltage (Measured to AGND)	-4.9	-5.2	-5.5	-4 .9	-5.2	-5.5	V
VAGND	Analog Ground Voltage (Measured to DGND)	-0.1	0.0	0.1	-0.1	0.0	0.1	V
VEEA	Negative Supply Voltage (Measured to VEED)	-20	0	20	-20	0	20	mV
tPWL	CONV Pulse Width LOW (to Meet Specification)	20			20			ns
tPWL	CONV Pulse Width LOW (to Optimize SFDR)	20			20			ns
tPWH	CONV Pulse Width HIGH (to Meet Specifications)	20			20			ns
tPWH	CONV Pulse Width HIGH (to Optimize SFDR)	20			20			ns
ts	Setup Time, Data to CONV (to Meet Specification)	25			25			ns
ts	Setup Time, Data to CONV (to Optimize SFDR)	32			36			ns
tH	Hold Time (to Meet Specifications)	1			1			ns
tH	Hold Time (to Optimize SFDR)	4			6			ns
tSF	Setup Time, Data to FT	5			7			ns
tHF	Hold Time, Data to FT	28			32			ns
VIL	Input Voltage, Logic LOW			0.8			0.8	V
VIH	Input Voltage, Logic HIGH	2.0			2.0			V
VREF	Reference Voltage (REF–)	-0.7	-1.0	-1.3	-0.7	-1.0	-1.3	V
IREF	Reference Current (REF+)	550	625	700	575	625	675	μА
СС	Compensation Capacitor	0.01	0.1			0.01	0.1	μF
TA	Ambient Temperature, Still Air	0		70				°C
TC	Case Temperature				-55		125	°C

Notes: 1. A common power supply isolated with ferrite bead inductors is recommended for VEEA and VEED. This is shown in the *Typical Interface Circuits*



Electrical characteristics within specified operating conditions

			7	remperat 	ure Rang	е		
			Stan	dard	Exte	nded		
Parame	ter	Test Conditions	Min	Max	Min	Max	Units	
IEEA+IEE	ED	VEEA=VEED=Max,static						
		T _A =0 to 70°C		-180			mA	
		T _A =70°C		-150			mA	
		T _C =-55 to 125°C				-200	mA	
		T _C =125°C				-150	mA	
Icc		V _{CC} =Max, Static		25			mA	
		T _Д =0 to 70°C						
		T _A =70°C		20			mA	
		T _C =-55 to 125°C				35	mA	
		T _C =125°C				24	mA	
CREF	Reference Input Capacitance			15		15	pF	
CI	Digital Input Capacitance			15		15	pF	
Voc	Compliance Voltage		-1.2	1.2	-1.2	1.2	V	
RO	Output Resistance		12		12		kΩ	
CO	Output Capacitance			45		45	pF	
10	Full Scale Output Current	IREF=Nominal	40		40		mA	
IIL	Input Current, Logic LOW	VCC, VEE=Max , VI=0.4V	-10	50	-10	50	μΑ	
ТН	Input Current, Logic HIGH	VCC, VEE=Max, V _I =2.4V	-10	100	-10	100	μΑ	
IM	Input Current, Max Input Voltage	VCC, VEE=Max, V1=VCC Max	-10	100	-10	100	μΑ	
VTH	Logic Input Threshold Voltage,Typical	VCC, VEE=Nom, TA=25°C	1.25	1.55	1.25	1.55	V	

Switching characteristics

		Temperature Range							
			S	Standard		E	xtended	l	
Parameter		Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
FD	Maximum Data Rate	VEEA, VEED, VCC = Min	20	25		20	23		MHz
tDC	Clock to Output Delay	VEEA, VEED, VCC = Min, FT =LOW			17			20	ns
tDD	Data to Output Delay	VEEA, VEED, VCC = Min, FT = HIGH			35			40	ns
tDF	FT to Output Delay	VEEA, VEED, VCC = Min			35			40	ns
tR	Risetime	90% to 10% of FSR, FT = LOW			4			4	ns
tF	Falltime	10% to 90% of FSR, FT = LOW			4			4	ns
tSET	Settling Time, Voltage	FT = LOW, Full-Scale Voltage		20	30		20	35	ns
		Transition on IOUT to ±0.0188%							
		FSR							



System performance characteristics

					Tempera	ature Ra	nge		
				Standard			Extended		
Param	neter	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
E _{LD}	Differential Linearity Error	VEEA, VEED, VCC, IREF= Nom1			±0.012			±0.012	%
		TDC1012XXY3							
		TDC1012XXY2			±0.024			±0.024	%
		TDC1012XXY1			±0.048			±0.048	%
ELI	Integral Linearity Error	VEEA, VEED, VCC, IREF= Nom ¹ TDC1012XXY3			±0.024	:		±0.024	%
		TDC1012XXY2			±0.048			±0.048	%
		TDC1012XXY1			±0.048			±0.048	%
Vos	REF+ to REF- Offset Voltage		-10		+10	-10		+10	mV
ΙΒ	REF- Input Bias Current				5			10	μΑ
EG	Absolute Gain Error	VEEA, VEED, VCC, IREF= Nom	-5		5	-5		5	%
lof	Output Offset Current	VEEA, VEED, VCC= Min,							
		D ₁₋₁₂ =L0W	-5		+5	-5		+5	μΑ
PSRR	Power Supply Rejection Ratio	VEEA, VEED, VCC, IREF= Nom2			-50			-48	dB
PSS	Power Supply Sensitivity	VCC, VEEA, VEED=4%, IREF= Nom			-140			-140	μΑ/V
GΑ	Peak Glitch Area			25	45		25	45	pV-sec
SFDR	Spurious Free Dynamic Range	IREF=Nom, 20Msps,	60			60			dBc
		10MHz bandwidth							
		F _{out} =6MHz				į.			
		F _{out} =5MHz		70					dBc
		F _{out} =2MHz		75					dBc
		F _{out} =1MHz		78					dBc


Notes: 1. OUT—connected to AGND, OUT—driving virtual ground.

^{2. 120}Hz, 600mV p-p ripple on VEE and VCC.




Typical Performance Curves (Typical Settling Time Characteristics)


A. Full-Scale Output Transition, Rising Edge




C. Full-Scale Output Transition, Falling Edge




E. Typical Settling Time vs. Settling Accuracy




B. Settling Time, Full-Scale Output, Rising Edge



D. Settling Time, Full-Scale Output, Falling Edge




F. Typical Supply Current vs. Temperature



TRW LSI Products Inc.



G. Typical Output Spectrum 20Msps 1MHz FOUT



Applications Discussion

The TDC1012 is a high performance D/A converter. To get the best possible performance requires careful attention to the details of circuit design and layout.

Layout

The layout of grounds in any system is an important design consideration. Separate analog and digital grounds are provided at the TDC1012. All ground pins should be connected to a common low-noise, low-impedance groundplane. This groundplane should be common for the TDC1012 and all of its immediate interface circuitry, which includes all of the reference circuitry, the output load circuitry, and all of the power supply decoupling components.

The digital driving logic should use a separate system ground, and this ground should be connected to the analog groundplane in only one place. The analog and digital grounds may be connected in other ways if required by the user's system grounding plan, however, the voltage

differential between the AGND and DGND pins must be held to within ±0.1 Volts.

The high slew-rates of digital data make capacitive coupling with the D/A output a potential problem. Since the digital signals contain high-frequency harmonics of the clock, as well as the signal that is being provided to the TDC1012, the result of data feedthrough often looks like harmonic distortion which degrades the Spurious-Free-Dynamic-Range (SFDR) performance of the D/A. Capacitive coupling can be minimized by keeping digital lines physically away from the analog output and reference. Another technique that can reduce capacitive data coupling is to use low slew rate digital drive circuits or slowing the driving edges with series resistors.

Direct Digital Synthesis Applications

For most synthesis applications, optimum signal purity is obtained with the use of a balun (a simple RF transformer made by wrapping a few turns of wire around a ferrite core) as shown in *Figure 5*. This configuration has the benefit of canceling common mode distortion. An output



amplifier is not recommended because any amplifier will add distortion, which is likely to be much greater than that present from the outputs of the TDC1012.

The strict adherence to at least the minimum input data setup and hold times is important for the realization of the optimal performance. Spur levels may decrease as setup and hold times are increased. It is possible to achieve even higher performance in some instances by carefully "tuning" the input data setup and hold times (slightly delaying or advancing the CONV signal in relation to the data) provided to the TDC1012. The *Operating conditions* table has two sets of data for ts and th, one which guarantees performance of the device in most applications, and one, more conservative specification, which has been found to be optimal for DDS applications.

The actual digital-data waveform which represents a sinewave contains strong harmonics of that fundamental frequency. This can be seen by connecting a digital data line to the input of a spectrum analyzer. Data feedthrough to the analog output of a system due to improper board layout or system shielding and grounding will appear as additional harmonic distortion, adversely affecting SFDR.

Harmonic distortion may improve even further with reduced AC termination impedance values, at the expense of lowered output voltage. This is achieved by a balun used as an impedance transformer as shown in *Figure 5*.

The purity of the output of the TDC1012 is greater than that which can be measured by many spectrum analyzers. The spectral plots shown in this data sheet were generated with an HP8568B, which has a noise floor just below that of the TDC1012. When making spectral

measurements it is important to remember that the TDC1012 output power is +4dBm, which is greater power than many analyzers are equipped to handle without adding distortion of their own. Accordingly, it may be necessary to introduce an attenuator to the input of the spectrum analyzer.

The CONV signal provided to the TDC1012 must be as free from clock jitter as possible. Clock jitter is the random cycle-to-cycle variation in clock period. CONV clock jitter will effectively appear at the output as phase noise. A value of 10ps or less for clock jitter is recommended for the highest performance applications. Ordinary crystal oscillators are satisfactory. High-performance synthesizers, such as the HP8662, used to trigger a precision pulse generator, are also satisfactory.

The TMC2340 direct digital synthesizer is ideal for generating a digital sinusoid for the D/A converter. The TMC2340 automatically generates a carrier frequency which may then be digitally phase, frequency or amplitude modulated. Two outputs are provided which are 90° out of phase (quadrature outputs). For more information on direct digital synthesis, and other applications of the TDC1012, please see application note *TP46* and *AB-8* from TRW LSI Products.

Bipolar Output

See *Figure 6* for a suggested circuit for achieving a bipolar output voltage range. Optimum DC linearity is obtained by using a differential output, either with a balun or an operational amplifier in the differential mode. If it is desired that the TDC1012 be operated in a single-ended fashion, the unused output should be connected directly to ground as is shown in *Figure 7*.



Figure 5. Typical Interface Circuit with Balum Output






Figure 6. Typical Interface Circuit with Differential Amplifier Output







Figure 7. Typical Interface Circuit with Resistive Load Output





Ordering Information

Product Number	Temperature Range	Screening	Package	Package Marking
TDC1012N7CX	T _A =0°C to 70°C	Commercial	Plastic DIP	1012N7C-X
TDC1012J7CX	T _A =0°C to 70°C	Commercial	Ceramic DIP	1012J7C-X
TDC1012J7VX	T _C =-55°C to 125°C	MIL-STD-883	Ceramic DIP	1012J7V-X
TDC1012R3CX	T _A =0°C to 70°C	Commercial	Plastic Chip Carrier	1012R3C-X
TDC1012C3VX	Tc-55°C to 125°C	MIL-STD-883	Ceramic Chip Carrier	1012C3V-X

Linearity Grade (X)		None	1	2	3
ELD	Linearity Error, Differential	±0.096% (4 LSB)	±0.048% (2 LSB)	±0.024% (1 LSB)	±0.012% (1/2 LSB)
ELI	Linearity Error, Integral	±0.096% (4 LSB)	±0.048% (2 LSB)	±0.048% (2 LSB)	±0.024% (1 LSB)

All parameters contained in this specification are guaranteed by design, characterization, sample testing or 100% testing as appropriate. TRW reserves the right to change products and specifications without notice. This information does not convey any license under patent rights of TRW Inc. or others


Life Support Policy

TRW LSI Products Inc. components are not designed for use in life support applications, wherein a failure or malfunction of the component can reasonably be expected to result in personal injury. The user of TRW LSI Products Inc. components in life support applications assumes all risk of such use and indemnifies TRW LSI Products Inc. against all damages.


IREF =625A, RLOAD = 25Absolute maximum ratings are limiting values applied individually while other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied. Device performance and reliability are guaranteed only if the Operating Conditions are not exceeded Applied voltage must be current limited to specified range. Forcing Voltage must be limited to specified range. Current is specified as conventional current flowing into the device.



C3 Package 28 Contact Hermetic Ceramic Chip Carrier








Dimensions

	Inches (Millimeters)									
Sym	Min	Max	Notes							
A	.064 (1.62)	.100 (2.54)								
B ₁	.022 (0.56)	.028 (0.71)								
B ₃	.006 (0.15)	.022 (0.56)								
D	.442 (11.23)	.460 (11.68)								
D ₁			.075 (1.90) Ref.							
D_2			.300 (7.62) Basic							
D ₂ D ₃ D ₅			.150 (3.81) Basic							
D ₅			.350 (8.89) Ref.							
е			.050 (1.27) Basic							
e ₁	.015 (0.38)									
h			.040 (1.02) Ref.							
j			.020 (0.51) Ref.							
L	.045 (1.14)	.055 (1.40)								
L ₄	.003 (0.08)	.015 (0.38)								
L ₅	.075 (1.91)	.095 (2.41)								
N			28, Note 4							
ND			7, Note 5							

Ref. 90X00181

Notes: 1. A pin one identifier shall be located adjacent to pin one and within the shaded area shown.

- Dimension e: each pin centerline shall be located within .007 inch (0.18mm) of its true longitudinal position.
- 3. Dimension D: exclusive of package anomalies (lid misalignment, ceramic particles, etc.). Such anomalies shall not exceed .010 inch (0.25mm).
- Dimension N: number of terminals.
- 5. Dimension ND: number of terminals per package edge.
- Controlling dimension: inch



TRW LSI Products Inc.




R3 Package

28 Lead Plastic J-Leaded Chip Carrier

Notes: 1. All dimensions and tolerances conform to ANSI Y14.5M-1982.


- Datum plane (-H-) located at top of mold parting line and coincident with top of lead, where lead exits plastic body.
- Dimension D₁ and E₁ do not include mold protrusion. Allowable protrusion is .010 inch (.245mm).
- 4. Details of pin 1 identifier are optional but must be located within the zone indicated.
- 5. Dimension N: number of terminals.
- 6. Dimension ND: number of terminals per package edge.
- 7. Controlling dimension: inch.



Dimensions

Inches (Millimeters)							
Min	Max	Notes					
.165 (4.20)	.180 (4.57)						
.900 (2.29)	.120 (3.04)						
.013 (0.33)	.021 (0.53)						
.026 (0.66)	.032 (0.81)						
.485 (12.32)	.495 (12.57)						
.450 (11.43)	.456 (11.58)	Note 3					
.485 (12.32)	.495 (12.57)						
.450 (11.43)	.456 (11.58)	Note 3					
		.050 (1.27) Basic					
		28, Note 5					
		7, Note 6					
.020 (0.51)							
	Min .165 (4.20) .900 (2.29) .013 (0.33) .026 (0.66) .485 (12.32) .450 (11.43) .485 (12.32) .450 (11.43)	Min Max .165 (4.20) .180 (4.57) .900 (2.29) .120 (3.04) .013 (0.33) .021 (0.53) .026 (0.66) .032 (0.81) .485 (12.32) .495 (12.57) .450 (11.43) .456 (11.58) .450 (11.43) .456 (11.58)					


Ref. 90X00181





J7 Package 24 Pin Hermetic Ceramic DIP


- Notes: 1. A notch or pin one identifier shall be located adjacent to pin one and within the shaded area shown.
 - 2. Dimension e: each pin centerline shall be located within .010 inch (0.25mm) of its true longitudinal position relative to pins 1 and \ensuremath{N} (N = leadcount).
 - 3. Dimensions E_1 and e_A : measured with leads perpendicular to the base plane.
 - 4. Dimensions E₁, e_B and e_C: measured to outside edge of lead.
 - 5. Dimension e_A: measured to lead center.
 - 6. Dimensions D and E: inclusive of package anomalies (lid misalignment, ceramic particles, etc.). Such anomalies shall not exceed .010 inch (0.25mm)
 - 7. Dimension N: defines pin count.
 - 8. Controlling dimension: inch.



Dimensions

	Inches (Millimeters)							
Sym	Min	Max	Notes					
A	.120 (3.05)	.175 (4.44)						
b	.014 (0.35)	.023 (0.58)						
b ₁	.040 (1.02)	.065 (1.65)						
C	.008 (0.20)	.015 (0.38)						
D	1.180 (29.97)	1.220 (30.99)						
E	.575 (14.60)	.610 (15.49)						
E	.590 (14.99)	.620 (15.75)						
е			.100 (2.54) Basic					
eA			.600 (15.24) Basic					
eВ		.700 (17.78)						
eC								
L	.125 (3.17)	.200 (5.08)						
N			24, Note 7					
Q	.025 (0.63)	.060 (1.52)						
S		.098 (2.49)						
S ₁	.005 (0.13)							
s ₁ s ₂	.005 (0.13)							

Ref. 90X00181






N7 Package 24 Pin Plastic DIP

Notes: 1. A notch or pin one identifier shall be located adjacent to pin one and within the shaded area shown.


> 2. Each pin centerline shall be located within .010 inch (0.25mm) of its true longitudinal position.



Dimensions

Inches (Millimeters)			
Sym	Min	Max	Notes
A		.250 (6.35)	
b	.014 (0.35)	.022 (0.56)	
b ₁	.030 (0.76)	.070 (1.78)	
C	.008 (0.20)	.015 (0.38)	
D	1.150 (29.21)	1.290 (32.77)	
D ₁	.005 (0.13)		
E	.485 (12.32)	.580 (14.73)	
E ₁	.600 (15.24)	.625 (15.88)	
е			.100 (2.54) Basic
F	.125 (3.18)	.195 (4.95)	
L	.115 (2.92)	.200 (5.08)	
Q	.015 (0.38)		
α	0°	15°	


Ref. 90X00181






CAPTURE THE IMAGES OF THE 90'S . . . WITH TRW CHIPS!

- 😘 Co a_e p_o t_t u r_r e_e
- 🕒 De e co ob din ne
- Por op op ee se se in na ge
- Comphpression
- The ecommptor eessinon
- 🕒 🗲 դ գ գ գ կ i դ գլ
- **♣ D**o i_i s_s p_o I_i a_a y_v



PRODUCTS AVAILABLE IN THE FOLLOWING FAMILIES (CATAGORIES):


- A_A / D_b C_c o_b n_h v_v e_e r_r t_t e_e r_r s_s
- Po / AA Co on no vo ee rottee ros
- 🕒 ել iրդ e_e a_a r_r Pp r_r o_b d_d պ c_c t_t s_s
- $lacktriangle S_s i_i g_i n_i a_i l_i S_s y_i n_i t_i h_i e_i s_s i_i s_s$
- 🕒 Iլդդա ağıggiլդ հարց 🖒 rրo, dd պ գ tլs,
- Trraanis froirma Porro, duu cots
- igoplus igoplus
- 🕒 V_V e_e c_c t_t c_b r_r . A_A r_r i_i t_t h_b m_b e_e t_t i_i c_c // F_F i_i l_i t_t e_e r_r s_s
- Fig. X, e, d₁ Po Q, i, n, t₁ A_A r_r i, t₁ h₁ m₁, e_e t₁ i, c₀
- Ny e ma o r y / S t o r a g e



CORRESPONDING SUPPORT LITERATURE INCLUDES:

- **Ֆ** Doga_at_ta_a Beook_k
- Short Frorm Catallog
- A_A r_r t_t i c_o l e_e R_B e_e p_b r_r i n_b t_t s_s





In the U.S.: **TRW LSI Products Inc.** P. O. Box 2472 La Jolia, CA 92038 Phone: (619) 457 - 1000 FAX: (619) 455 - 6314 In Europe.: TRW LSI Products Inc. Konrad - Celtis - Strasse - 81 8000 Muenchen 70 West Germany Phone: (89) 7103115 Telex: 851 - 5213456

© TRW Inc. 1990 40G02291 Rev. D - 9/90 Printed in the U. S. A.

026052