

# Self Protected High Side Driver with Temperature Shutdown and Current Limit

## NCV8445

The NCV8445 is a fully protected High-Side driver that can be used to switch a wide variety of loads, such as bulbs, solenoids and other actuators. The device is internally protected from an overload condition by an active current limit and thermal shutdown.


A diagnostic output reports ON and OFF state open load conditions as well as thermal shutdown.

### Features

- Short Circuit Protection
- Thermal Shutdown with Automatic Restart
- CMOS (3.3 V / 5 V) compatible control input
- Open Load Detection in On and Off State
- Diagnostic Output
- Undervoltage and Overvoltage Shutdown
- Loss of Ground Protection
- ESD protection
- Slew Rate Control for Low EMI Switching
- Very Low Standby Current
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant


### Typical Applications

- Switch a Variety of Resistive, Inductive and Capacitive Loads
- Can Replace Electromechanical Relays and Discrete Circuits
- Automotive / Industrial




SO-8  
D SUFFIX  
CASE 751

### PIN CONNECTIONS



### MARKING DIAGRAM



V8445 = Specific Device Code  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week  
▪ = Pb-Free Package

### FEATURE SUMMARY

Operating Voltage Range	$V_S$	6 to 36	V
$R_{DS(on)}$ (max), $T_J = 25^\circ\text{C}$	$R_{ON}$	45	m $\Omega$
Output Current Limit (min)	$I_{lim}$	6	A

### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NCV8445DR2G	SOIC-8 (Pb-Free)	2,500 / Tape & Reel

<sup>†</sup> For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, [BRD8011/D](#).

# NCV8445




Figure 1. Block Diagram

## PIN DESCRIPTION

Pin #	Symbol	Description
1	GND	Ground
2	IN	Logic Level Input
3	STAT	Status Output
4	N/C	No Connection
5	V <sub>D</sub>	Supply Voltage
6	OUT	Output
7	OUT	Output
8	V <sub>D</sub>	Supply Voltage

# MAXIMUM RATINGS

Symbol	Rating	Value		Unit
		Min	Max	
$V_D$	DC Supply Voltage	-0.3	42	V
$V_{peak}$	Peak Transient Input Voltage (Load Dump 42.5 V, $V_D = 13.5$ V, $R_{LOAD} = 6.5$ $\Omega$ , ISO7637-2 pulse 5)		56	V
$V_{in}$	Input Voltage	-8	8	V
$I_{in}$	Input Current	-5	5	mA
$I_{out}$	Output Current (Note 1)	-6	Internally Limited	A
$-I_{gnd}$	Negative Ground Current	-200	-	mA
$I_{status}$	Status Current	-5	5	mA
$P_{tot}$	Power Dissipation, $T_A = 25$ °C	1.183		W
	Electrostatic Discharge (HBM Model 100 pF / 1500 $\Omega$ )			DC
	Input	4		kV
	Status	3.5		kV
	Output	5		kV
	$V_D$	5		kV
$E_{AS}$	Single Pulse Inductive Load Switching Energy (Note 2) ( $L = 1.8$ mH, $V_{bat} = 13.5$ V; $I_L = 8.75$ A, $T_{Jstart} = 150$ °C)	101.5		mJ
$T_J$	Operating Junction Temperature	-40	+150	°C
$T_{storage}$	Storage Temperature	-55	+150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Reverse Output current has to be limited by the load to stay within absolute maximum ratings and thermal performance.

2. Not subjected to production testing.

# THERMAL RESISTANCE RATINGS

Symbol	Parameter	Max Value	Unit
$R_{\theta JL}$	Thermal Resistance Junction-to-Lead	30	°C/W
$R_{\theta JA}$	Junction-to-Ambient (min. Pad)	110.8	°C/W
$R_{\theta JA}$	Junction-to-Ambient (1" square pad size, FR-4, 1 oz Cu)	105.6	°C/W

# NCV8445

## ELECTRICAL CHARACTERISTICS ( $8 \leq V_D \leq 36$ V; $-40^\circ\text{C} < T_J < 150^\circ\text{C}$ unless otherwise specified)

Symbol	Rating	Conditions	Value			Unit
			Min	Typ	Max	
$V_D$	Operating Supply Voltage		6	–	36	V
$V_{UV}$	Undervoltage Shutdown		3	5	6.5	V
$V_{UV\_Rst}$	Undervoltage Restart				6.5	V
$V_{OV}$	Overvoltage Shutdown		36			V
$R_{ON}$	On Resistance	$I_{out} = 2$ A; $T_J = 25^\circ\text{C}$ , $V_D > 8$ V $I_{out} = 2$ A, $V_D > 8$ V			45 90	m $\Omega$
$I_D$	Standby Current	Off State, $V_{in} = V_{out} = 0$ V, $V_D = 13.5$ V On State; $V_{in} = 5$ V, $V_D = 13.5$ V, $I_{out} = 0$ A		10 2.0	20 4.0	$\mu$ A mA
$I_L$	Output Leakage Current	$V_{in} = V_{out} = 0$ V $V_{in} = 0$ V, $V_{out} = 3.5$ V $V_{in} = V_{out} = 0$ V, $V_D = 13.5$ V	–12		10 5 5	$\mu$ A

### INPUT CHARACTERISTICS

$V_{in\_low}$	Input Voltage - Low				1.25	V
$I_{in\_low}$	Input Current - Low	$V_{in} = 1.25$ V	1			$\mu$ A
$V_{in\_high}$	Input Voltage - High		3.25			V
$I_{in\_high}$	Input Current - High	$V_{in} = 3.25$ V			10	$\mu$ A
$V_{hyst}$	Input Hysteresis Voltage		0.25			V
$V_{in\_cl}$	Input Clamp Voltage	$I_{in} = 1$ mA $I_{in} = -1$ mA	12 –14	13 –13	14 –12	V

### SWITCHING CHARACTERISTICS

$t_{d\_on}$	Turn-On Delay Time	to 10% $V_{out}$ , $V_D = 13.5$ V, $R_L = 6.5$ $\Omega$	5.0	30	55	$\mu$ s
$t_{d\_off}$	Turn-Off Delay Time	to 90% $V_{out}$ , $V_D = 13.5$ V, $R_L = 6.5$ $\Omega$	35	60	85	$\mu$ s
$dV_{out}/dt_{on}$	Slew Rate On	10% to 80% $V_{out}$ , $V_D = 13.5$ V, $R_L = 6.5$ $\Omega$	0.1	0.4	0.8	V / $\mu$ s
$dV_{out}/dt_{off}$	Slew Rate Off	90% to 10% $V_{out}$ , $V_D = 13.5$ V, $R_L = 6.5$ $\Omega$	0.1	0.5	0.8	V / $\mu$ s

### OUTPUT DIODE CHARACTERISTICS (Note 3)

$V_F$	Forward Voltage	$I_{out} = -1.3$ A, $T_J = 150^\circ\text{C}$			0.6	V
-------	-----------------	---	--	--	-----	---

### STATUS PIN CHARACTERISTICS

$V_{stat\_low}$	Status Output Voltage Low	$I_{stat} = 1.6$ mA		0.2	0.5	V
$I_{stat\_leakage}$	Status Leakage Current	$V_{stat} = 5$ V		0.3	2.0	$\mu$ A
$C_{stat}$	Status Pin Input Capacitance	$V_{stat} = 5$ V (Note 3)			100	pF
$V_{stat\_cl}$	Status Clamp Voltage	$I_{stat} = 1$ mA $I_{stat} = -1$ mA	10 –2.2	11 –1.2	13 –0.6	V

### PROTECTION FUNCTIONS (Note 4)

$T_{SD}$	Temperature Shutdown (Note 3)		150	175	200	$^\circ\text{C}$
$T_{SD\_hyst}$	Temperature Shutdown Hysteresis (Note 3)		7	15		$^\circ\text{C}$
$I_{lim}$	Output Current Limit	$8$ V $< V_D < 36$ V	9	15	24	A
		$6$ V $< V_D < 36$ V	6	11	18	A
$t_{d\_stat}$	Status Delay in Overload (Note 3)				20	$\mu$ s
$V_{clamp}$	Switch Off Output Clamp Voltage	$I_{out} = 2$ A, $V_{in} = 0$ V, $L = 6$ mH	$V_D - 43$	$V_D - 46$	$V_D - 50$	V

# NCV8445

## ELECTRICAL CHARACTERISTICS ( $8 \leq V_D \leq 36 \text{ V}$ ; $-40^\circ\text{C} < T_J < 150^\circ\text{C}$ unless otherwise specified)

Symbol	Rating	Conditions	Value			Unit
			Min	Typ	Max	

### DIAGNOSTICS CHARACTERISTICS

$I_{OL}$	Openload On State Detection Threshold	$V_{in} = 5 \text{ V}$	30		500	mA
$t_{d\_OL\_on}$	Openload On State Detection Delay	$I_{out} = 0 \text{ A}$		100	200	$\mu\text{s}$
$V_{OL}$	Openload Off State Detection Threshold	$V_{in} = 0 \text{ V}$	1.5	2.4	3.5	V
$t_{d\_OL\_off}$	Openload Detection Delay at Turn Off			150	350	$\mu\text{s}$

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Not subjected to production testing

4. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper hardware/software strategy. If the devices operates under abnormal conditions this hardware/software solutions must limit the duration and number of activation cycles.




Figure 2. Open Load Status Timing  
(with external pull-up)




Figure 3. Overtemperature Status Timing




Figure 4. Switching Timing Diagram

#### STATUS PIN TRUTH TABLE

Conditions	Input	Output	Status
Normal Operation	L H	L H	H H
Undervoltage	L H	L L	X X
Overvoltage	L H	L L	H H
Current Limitation	L H H	L X X	H ( $T_J < T_{SD}$ ) H ( $T_J > T_{SD}$ ) L
Overtemperature	L H	L L	H L
Output Voltage > $V_{OL}$	L H	H H	L H
Output Current < $I_{OL}$	L H	L H	H L

TYPICAL CHARACTERISTICS CURVES




Figure 5. Undervoltage Shutdown vs. Temperature




Figure 6. Overvoltage Shutdown vs. Temperature




Figure 7. R<sub>DS(on)</sub> Over Temperature and Battery




Figure 8. OFF State Standby Current Leakage vs. V<sub>bat</sub> and Temperature




Figure 9. Output Leakage vs. V<sub>bat</sub> and Temperature, V<sub>out</sub> = 0 V




Figure 10. V<sub>in</sub> Threshold High vs. Temperature

TYPICAL CHARACTERISTICS CURVES (continued)




Figure 11. V<sub>in</sub> Threshold Low vs. Temperature




Figure 12. Input Current vs. Temperature




Figure 13. Input Clamp Voltage (Positive) vs. Temperature




Figure 14. Input Clamp Voltage (Negative) vs. Temperature




Figure 15. Turn On Delay Time vs. V<sub>bat</sub> and Temperature




Figure 16. Turn Off Delay Time vs. V<sub>bat</sub> and Temperature



TYPICAL CHARACTERISTICS CURVES (continued)




Figure 17. Slew Rate ON vs.  $V_{bat}$  and Temperature




Figure 18. Slew Rate OFF vs.  $V_{bat}$  and Temperature




Figure 19. Forward Voltage (@ -1.3 A) vs. Temperature




Figure 20. STAT Low Voltage vs.  $V_D$




Figure 21. Status Leakage Current vs. Temperature




Figure 22. Status Clamp Voltage (Positive) vs. Temperature

TYPICAL CHARACTERISTICS CURVES (continued)




Figure 23. Status Clamp Voltage (Negative) vs. Temperature




Figure 24. Current Limit vs. Temperature  
 $V_D = 13.5\text{ V}$




Figure 25. Turn Off Output Clamp Voltage vs.  $V_D$  and Temperature




Figure 26. ON State Open Load Detection vs. Temperature  
 $V_D = 13.5\text{ V}$




Figure 27. Off State OL Detection Threshold vs.  $V_D$  and Temperature




Figure 28. Single-Pulse Maximum Switch-off Current vs. Load Inductance

TYPICAL CHARACTERISTICS CURVES (continued)




Figure 29. Single-Pulse Maximum Switch-off Current vs. Load Inductance

## ISO 7637-2: 2004(E) PULSE TEST RESULTS

ISO 7637-2:2004(E)	Test Levels				Delays and
Test Pulse	I	II	III	IV	Impedance
1	-25 V	-50 V	-75 V	-100 V	2 ms, 10 $\Omega$
2a	+25 V	+50 V	+37 V	+50 V	0.05 ms, 10 $\Omega$
3a	-25 V	-50 V	-112 V	-150 V	0.1 $\mu$ s, 50 $\Omega$
3b	+25 V	+50 V	+75 V	+100 V	0.1 $\mu$ s, 50 $\Omega$
4	-4 V	-5 V	-6 V	-7 V	5 s, .01 $\Omega$
5 (Load Dump)	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 $\Omega$

ISO 7637-2:2004(E)	Test Results			
Test Pulse	I	II	III	IV
1	C	C	C	C
2a	C	C	C	C
3a	C	C	C	C
3b	C	C	C	C
4	C	C	C	C
5 (Load Dump)	C	E	E	E

Class	Functional Status
A	All functions of a device perform as designed during and after exposure to disturbance.
B	All functions of a device perform as designed during exposure. However, one or more of them can go beyond specified tolerance. All functions return automatically to within normal limits after exposure is removed. Memory functions shall remain class A.
C	One or more functions of a device do not perform as designed during exposure but return automatically to normal operation after exposure is removed.
D	One or more functions of a device do not perform as designed during exposure and do not return to normal operation until exposure is removed and the device is reset by simple
E	One or more functions of a device do not perform as designed during and after exposure and cannot be returned to proper operation without replacing the device.

# NCV8445




Figure 30. Waveforms




Figure 31. Application Diagram

### Reverse Battery Protection

An external resistor  $R_{GND}$  is required to adequately protect the device from a Reverse Battery event. The resistor value can be calculated using the following two formulas.

1.  $R_{GND} \geq 600 \text{ mV} / (I_d (\text{on}) \text{ max})$
2.  $R_{GND} \geq (-V_D) / (-I_{gnd})$

Maximum  $(-I_{gnd})$  current, which is the reverse GND pin current, can be found in the Maximum Ratings section. Several High Side Devices can share same the reverse battery protection resistor. Please note that the sum of  $(I_d (\text{on}) \text{ max})$  of all devices should be used to calculate  $R_{GND}$  value. If the microprocessor ground is not common with the device ground,  $R_{GND}$  will produce a voltage offset  $((I_d (\text{on}) \text{ max}) \times R_{GND})$  with respect to the IN and STAT pins.

This offset will be increased when more than one device shares the resistor.

Power Dissipation during a reverse battery event is equal to:

$$P_D = (-V_D)^2 / R_{GND}$$

In the case of high power dissipation due to several devices sharing  $R_{GND}$ , it is recommended to place a diode  $D_{GND}$  in the ground path as an alternate reverse battery protection method. When driving an inductive load, a 1 k $\Omega$  resistor should be placed in parallel with the  $D_{GND}$  diode. This method will also produce a voltage offset of ~600 mV with respect to the IN and STAT pins. This diode can also be shared amongst several High Side Devices. This voltage offset will vary if  $D_{GND}$  is shared by multiple devices.




Figure 32. Open Load Detection In Off State

#### OFF State Open Load Detection

Off State Open Load Detection requires an external pull-up resistor ( $R_{\text{pull-up}}$ ) connected between  $V_{\text{OUT}}$  pin and a positive supply voltage ( $V_{\text{pull-up}}$ ).

The external  $R_{\text{pull-up}}$  resistor value should be selected to ensure that a false OFF State OL condition is not detected when the load ( $R_L$ ) is connected. A  $V_{\text{OUT}}$  voltage above the  $V_{\text{OL\_min}}$  (Openload Off State Detection Threshold) minimum value with the load ( $R_L$ ) connected needs to be avoided. The following formula shows this relationship:

$$V_{\text{OUT}} = \left( V_{\text{pull-up}} / (R_L + R_{\text{pull-up}}) \right) R_L < V_{\text{OL\_min}}$$

In addition to ensuring the selected  $R_{\text{pull-up}}$  resistor value does not cause a false OFF State OL detection condition

when the load is connected, the  $R_{\text{pull-up}}$  must also not cause the OFF State OL to miss detecting an OL condition when the load is disconnected. A  $V_{\text{OUT}}$  voltage below the  $V_{\text{OL\_max}}$  (Openload Off State Detection Threshold) maximum value with the load ( $R_L$ ) disconnected needs to be avoided. The following formula shows this relationship:

$$R_{\text{pull-up}} < (V_{\text{pull-up}} - V_{\text{OL\_max}}) / OL_1$$

$$OL_1 = I_L (\text{Output Leakage with } V_{\text{OUT}} = 3.5 \text{ V})$$

Because  $I_d$  (OFF) may significantly increase if  $V_{\text{OUT}}$  is pulled high (up to several mA),  $R_{\text{pull-up}}$  resistor should be connected to a supply that is switched OFF when the module is in standby.




Figure 33. Transient Thermal Impedance





Figure 34.  $R_{\theta JA}$  vs Copper Area



## NCV8445

### REVISION HISTORY


Revision	Description of Changes	Date
5	Rebranded the Data Sheet to <b>onsemi</b> format.	6/23/2025



SCALE 1:1

SOIC-8 NB  
CASE 751-07  
ISSUE AK

DATE 16 FEB 2011




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0°	8°	0°	8°
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244


SOLDERING FOOTPRINT\*



SCALE 6:1 (mm/inches)

\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC  
MARKING DIAGRAM\*



XXXXXX = Specific Device Code  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week  
▪ = Pb-Free Package

XXXXXX = Specific Device Code  
A = Assembly Location  
Y = Year  
WW = Work Week  
▪ = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-8 NB	PAGE 1 OF 2

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**SOIC-8 NB**  
**CASE 751-07**  
**ISSUE AK**

DATE 16 FEB 2011

<b>STYLE 1:</b> PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR 4. EMITTER 5. EMITTER 6. BASE 7. BASE 8. EMITTER	<b>STYLE 2:</b> PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, #2 7. BASE, #1 8. EMITTER, #1	<b>STYLE 3:</b> PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1	<b>STYLE 4:</b> PIN 1. ANODE 2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE
<b>STYLE 5:</b> PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. DRAIN 5. GATE 6. GATE 7. SOURCE 8. SOURCE	<b>STYLE 6:</b> PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE	<b>STYLE 7:</b> PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd	<b>STYLE 8:</b> PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 8. COLLECTOR, #1
<b>STYLE 9:</b> PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2 4. EMITTER, COMMON 5. EMITTER, COMMON 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON	<b>STYLE 10:</b> PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. BIAS 2 7. INPUT 8. GROUND	<b>STYLE 11:</b> PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	<b>STYLE 12:</b> PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
<b>STYLE 13:</b> PIN 1. N.C. 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN	<b>STYLE 14:</b> PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN	<b>STYLE 15:</b> PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON	<b>STYLE 16:</b> PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1
<b>STYLE 17:</b> PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC	<b>STYLE 18:</b> PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE	<b>STYLE 19:</b> PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1	<b>STYLE 20:</b> PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
<b>STYLE 21:</b> PIN 1. CATHODE 1 2. CATHODE 2 3. CATHODE 3 4. CATHODE 4 5. CATHODE 5 6. COMMON ANODE 7. COMMON ANODE 8. CATHODE 6	<b>STYLE 22:</b> PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND	<b>STYLE 23:</b> PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT	<b>STYLE 24:</b> PIN 1. BASE 2. EMITTER 3. COLLECTOR/ANODE 4. COLLECTOR/ANODE 5. CATHODE 6. CATHODE 7. COLLECTOR/ANODE 8. COLLECTOR/ANODE
<b>STYLE 25:</b> PIN 1. VIN 2. N/C 3. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT	<b>STYLE 26:</b> PIN 1. GND 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC	<b>STYLE 27:</b> PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	<b>STYLE 28:</b> PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V_MON 6. VBULK 7. VBULK 8. VIN
<b>STYLE 29:</b> PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2 5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 8. COLLECTOR, #1	<b>STYLE 30:</b> PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1		

<b>DOCUMENT NUMBER:</b>	<b>98ASB42564B</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>SOIC-8 NB</b>	<b>PAGE 2 OF 2</b>

**onsemi** and **onsemi** are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at  
[www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)