

256K x 36, 512K x 18

SYNCHRONOUS FLOW-THROUGH

STATIC RAM

NOVEMBER 2003

FEATURES

- Internal self-timed write cycle
- Individual Byte Write Control and Global Write
- Clock controlled, registered address, data and control
- Pentium™ or linear burst sequence control using MODE input
- Three chip enable option for simple depth expansion and address pipelining
- Common data inputs and data outputs
- JEDEC 100-Pin TQFP
- Single +3.3V, +10%, -5% power supply
- Power-down snooze mode
- 3.3V I/O for SF
- Snooze MODE for reduced-power standby

DESCRIPTION

The ISSI IS61SF25636 and IS61SF51218 are high-speed, low-power synchronous static RAMs designed to provide a burstable and high-performance solution. The IS61SF25636 is organized as 262,144 words by 36 bits. The IS61SF51218 is organized as 524,288 words by 18 bits. Fabricated with ISSI's advanced CMOS technology, the device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers that are controlled by a positive-edge-triggered single clock input.

Write cycles are internally self-timed and are initiated by the rising edge of the clock input. Write cycles can be from one to four bytes wide as controlled by the write control inputs.

Separate byte enables allow individual bytes to be written. Byte write operation is performed by using byte write enable (BWE) input combined with one or more individual byte write signals ($\overline{\text{BWx}}$). In addition, Global Write (GW) is available for writing all bytes at one time, regardless of the byte write controls.

Bursts can be initiated with either $\overline{\text{ADSP}}$ (Address Status Processor) or $\overline{\text{ADSC}}$ (Address Status Cache Controller) input pins. Subsequent burst addresses can be generated internally and controlled by the $\overline{\text{ADV}}$ (burst address advance) input pin.


The mode pin is used to select the burst sequence order, Linear burst is achieved when this pin is tied LOW. Interleave burst is achieved when this pin is tied HIGH or left floating.

FAST ACCESS TIME


Symbol	Parameter	-9	-10	Units
tkQ	Clock Access Time	9	10	ns
tkC	Cycle Time	15	15	ns
	Frequency	66	66	MHz

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

BLOCK DIAGRAM



PIN CONFIGURATION




PIN DESCRIPTIONS

A0, A1	Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus.
A2-A17	Synchronous Address Inputs
CLK	Synchronous Clock
$\overline{\text{ADSP}}$	Synchronous Processor Address Status
$\overline{\text{ADSC}}$	Synchronous Controller Address Status
$\overline{\text{ADV}}$	Synchronous Burst Address Advance
$\overline{\text{BWA}}\text{-}\overline{\text{BWD}}$	Synchronous Byte Write Enable
$\overline{\text{BWE}}$	Synchronous Byte Write Enable

$\overline{\text{GW}}$	Synchronous Global Write Enable
$\overline{\text{CE}}, \overline{\text{CE2}}, \text{CE2}$	Synchronous Chip Enable
$\overline{\text{OE}}$	Output Enable
DQa-DQd	Synchronous Data Input/Output
MODE	Burst Sequence Mode Selection
VDD	+3.3V Power Supply
GND	Ground
VDDQ	Isolated Output Buffer Supply: +3.3V or 2.5V
ZZ	Snooze Enable
DQPa-DQPd	Parity Data I/O

PIN CONFIGURATION



PIN DESCRIPTIONS

A0, A1	Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus.
A2-A18	Synchronous Address Inputs
CLK	Synchronous Clock
$\overline{\text{ADSP}}$	Synchronous Processor Address Status
$\overline{\text{ADSC}}$	Synchronous Controller Address Status
$\overline{\text{ADV}}$	Synchronous Burst Address Advance
$\overline{\text{BWA}}\text{-}\overline{\text{BWb}}$	Synchronous Byte Write Enable
$\overline{\text{BWE}}$	Synchronous Byte Write Enable

$\overline{\text{GW}}$	Synchronous Global Write Enable
$\overline{\text{CE}}$, $\overline{\text{CE2}}$, $\overline{\text{CE2}}$	Synchronous Chip Enable
$\overline{\text{OE}}$	Output Enable
DQa-DQb	Synchronous Data Input/Output
MODE	Burst Sequence Mode Selection
V _{DD}	+3.3V Power Supply
GND	Ground
V _{DDQ}	Isolated Output Buffer Supply: 3.3V or 2.5V
ZZ	Snooze Enable
DQPa-DQPb	Parity Data I/O DQPa is parity for DQa1-a8; DQPb is parity for DQb1-b8

TRUTH TABLE

Operation	Address Used	$\overline{CE}$	CE2	$\overline{CE2}$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{WRITE}$	$\overline{OE}$	DQ
Deselected, Power-down	None	H	X	X	X	L	X	X	X	High-Z
Deselected, Power-down	None	L	X	H	L	X	X	X	X	High-Z
Deselected, Power-down	None	L	L	X	L	X	X	X	X	High-Z
Deselected, Power-down	None	L	X	H	H	L	X	X	X	High-Z
Deselected, Power-down	None	L	L	X	H	L	X	X	X	High-Z
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	Q
Read Cycle, Begin Burst	External	L	H	L	H	L	X	Read	X	Q
Write Cycle, Begin Burst	External	L	H	L	H	L	X	Write	X	D
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	Read	L	Q
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	Read	H	High-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	Read	L	Q
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	Read	H	High-Z
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	Write	X	D
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	Write	X	D
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	Read	L	Q
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	Read	H	High-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	Read	L	Q
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	Read	H	High-Z
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	Write	X	D
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	Write	X	D


PARTIAL TRUTH TABLE

Function	$\overline{GW}$	$\overline{BWE}$	$\overline{BWa}$	$\overline{BWb}$	$\overline{BWc}$	$\overline{BWd}$
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write Byte 1	H	L	L	H	H	H
Write All Bytes	H	L	L	L	L	L
Write All Bytes	L	X	X	X	X	X

INTERLEAVED BURST ADDRESS TABLE (MODE = V_{DDQ} or No Connect)

External Address A1 A0	1st Burst Address A1 A0	2nd Burst Address A1 A0	3rd Burst Address A1 A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

LINEAR BURST ADDRESS TABLE (MODE = GND_Q)



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature	−55 to +150	°C
P _D	Power Dissipation	1.6	W
I _{OUT}	Output Current (per I/O)	100	mA
V _{IN} , V _{OUT}	Voltage Relative to GND for I/O Pins	−0.5 to V _{DDQ} + 0.3	V
V _{IN}	Voltage Relative to GND for for Address and Control Inputs	−0.5 to V _{DD} + 0.5	V
V _{DD}	Voltage on V _{DD} Supply Relative to GND	−0.5 to 4.6	V

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, precautions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.
3. This device contains circuitry that will ensure the output devices are in High-Z at power up.

OPERATING RANGE

Range	Ambient Temperature	V _{DD} /V _{DDQ}
Commercial	0°C to +70°C	3.3V, +10%, -5%
Industrial	-40°C to +85°C	3.3V, +10%, -5%

DC ELECTRICAL CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -2.0 mA, V _{DDQ} = 2.5V	1.7	—	V
		I _{OH} = -4.0 mA, V _{DDQ} = 3.3V	2.4	—	V
V _{OL}	Output LOW Voltage	I _{OL} = 2.0 mA, V _{DDQ} = 2.5V	—	0.7	V
		I _{OL} = 8.0 mA, V _{DDQ} = 3.3V	—	0.4	V
V _{IH}	Input HIGH Voltage	V _{DDQ} = 2.5V	1.7	V _{DDQ} + 0.3	V
		V _{DDQ} = 3.3V	2.0	V _{DDQ} + 0.3	V
V _{IL}	Input LOW Voltage	V _{DDQ} = 2.5V	-0.3	0.7	V
		V _{DDQ} = 3.3V	-0.3	0.8	V
I _{LI}	Input Leakage Current	GND ≤ V _{IN} ≤ V _{DDQ} ⁽²⁾	Com. Ind.	-2 5	μA
I _{LO}	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{DDQ} , $\overline{OE} = V_{IH}$	Com. Ind.	-2 5	μA

POWER SUPPLY CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	-9 Max.	-10 Max.	Unit
I _{CC}	AC Operating Supply Current	Device Selected, All Inputs = V _{IL} or V _{IH} $\overline{OE} = V_{IH}$, V _{DD} = Max. Cycle Time ≥ t _{KC} min.	Com. Ind.	175 185	mA mA
I _{SB}	Standby Current	Device Deselected, V _{DD} = Max., All Inputs = V _{IH} or V _{IL} CLK Cycle Time ≥ t _{KC} min.	Com. Ind.	20 25	mA mA

Notes:

1. The MODE pin has an internal pullup. This pin may be a No Connect, tied to GND, or tied to V_{DD}.
2. The MODE pin should be tied to V_{DD} or GND. It exhibits ±10 μA maximum leakage current when tied to ≤ GND + 0.2V or ≥ V_{DD} - 0.2V.

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	pF
C _{OUT}	Input/Output Capacitance	V _{OUT} = 0V	8	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T_A = 25°C, f = 1 MHz, V_{DD} = 3.3V.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	1.5 ns
Input and Output Timing and Reference Level	1.5V for 3.3V I/O
Output Load	See Figures 1 and 2

AC TEST LOADS




Figure 1




Figure 2


READ/WRITE CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	-9		-10		Unit
		Min.	Max.	Min.	Max.	
f _{MAX}	Clock Frequency	—	66	—	66	MHz
t _{KC}	Cycle Time	15	—	15	—	ns
t _{KH}	Clock High Pulse Width	4.0	—	4.0	—	ns
t _{KL}	Clock Low Pulse Width	4.0	—	4.0	—	ns
t _{KQ}	Clock Access Time	—	9	—	10	ns
t _{KQX} ⁽¹⁾	Clock High to Output Invalid	2	—	2	—	ns
t _{KQLZ} ^(1,2)	Clock High to Output Low-Z	0	—	0	—	ns
t _{KQHZ} ^(1,2)	Clock High to Output High-Z	2	4	1.5	4.2	ns
t _{OEQ}	Output Enable to Output Valid	—	4	—	5	ns
t _{OELZ} ^(1,2)	Output Enable to Output Low-Z	0	—	0	—	ns
t _{OEHZ} ^(1,2)	Output Enable to Output High-Z	—	4	—	5	ns
t _{AS}	Address Setup Time	2	—	2	—	ns
t _{SS}	Address Status Setup Time	2	—	2	—	ns
t _{WS}	Write Setup Time	2	—	2	—	ns
t _{CES}	Chip Enable Setup Time	2	—	2	—	ns
t _{AVS}	Address Advance Setup Time	2	—	2	—	ns
t _{AH}	Address Hold Time	0.5	—	0.5	—	ns
t _{SH}	Address Status Hold Time	0.5	—	0.5	—	ns
t _{WH}	Write Hold Time	0.5	—	0.5	—	ns
t _{CEH}	Chip Enable Hold Time	0.5	—	0.5	—	ns
t _{AVH}	Address Advance Hold Time	0.5	—	0.5	—	ns

Note:

1. Guaranteed but not 100% tested. This parameter is periodically sampled.
2. Tested with load in Figure 2.

READ/WRITE CYCLE TIMING



WRITE CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)


Symbol	Parameter	-9		-10		Unit
		Min.	Max.	Min.	Max.	
t _{KC}	Cycle Time	15	—	15	—	ns
t _{KH}	Clock High Pulse Width	4.0	—	4.0	—	ns
t _{KL}	Clock Low Pulse Width	4.0	—	4.0	—	ns
t _{AS}	Address Setup Time	2	—	2	—	ns
t _{SS}	Address Status Setup Time	2	—	2	—	ns
t _{WS}	Write Setup Time	2	—	2	—	ns
t _{DS}	Data In Setup Time	2	—	2	—	ns
t _{CES}	Chip Enable Setup Time	2	—	2	—	ns
t _{AVS}	Address Advance Setup Time	2	—	2	—	ns
t _{AH}	Address Hold Time	0.5	—	0.5	—	ns
t _{SH}	Address Status Hold Time	0.5	—	0.5	—	ns
t _{DH}	Data In Hold Time	0.5	—	0.5	—	ns
t _{WH}	Write Hold Time	0.5	—	0.5	—	ns
t _{CEH}	Chip Enable Hold Time	0.5	—	0.5	—	ns
t _{AVH}	Address Advance Hold Time	0.5	—	0.5	—	ns

The diagram illustrates the timing relationships for the ADSP and ADSC signals. The signals shown are CLK, ADSP, ADSC, ADV, A17-A0, GW, BWE, BWd-BWa, CE, CE2, CE2, OE, DATAOUT, and DATAIN. The diagram is divided into four main sections: Single Write, Burst Write, Write, and Unselected. Key timing parameters are indicated by arrows and labels: t_{ss}, t_{sh}, t_{kh}, t_{kl}, t_{kc}, t_{as}, t_{ah}, t_{ws}, t_{wh}, t_{cs}, t_{ceh}, t_{ds}, t_{dh}, t_{avs}, and t_{avh}. Annotations include: "ADSP is blocked by CE1 inactive", "ADSC initiate Write", "ADV must be inactive for ADSP Write", "CE1 Masks ADSP", "CE2 and CE3 only sampled with ADSP or ADSC", "Unselected with CE2", "BW4-BW1 only are applied to first cycle of WR2", and "DATAOUT High-Z".

SLEEP MODE ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	Min.	Max.	Unit
IsB2	Current during SLEEP MODE	ZZ ≥ Vih	—	15	mA
tPDS	ZZ active to input ignored		2	—	cycle
tPUS	ZZ inactive to input sampled		2	—	cycle
tzZI	ZZ active to SLEEP current		2	—	cycle
trZZI	ZZ inactive to exit SLEEP current		0	—	ns

SLEEP MODE TIMING



Commercial Range: 0°C to +70°C

Speed	Order Part Number	Package
10 ns	IS61SF25636T-10TQ	TQFP
	IS61SF51218T-10TQ	TQFP


Industrial Range: -40°C to +85°C

Speed	Order Part Number	Package
9 ns	IS61SF25636T-9TQI	TQFP
	IS61SF51218T-9TQI	TQFP
10 ns	IS61SF25636T-10TQI	TQFP
	IS61SF51218T-10TQI	TQFP

PACKAGING INFORMATION

TQFP (Thin Quad Flat Pack Package)

Package Code: TQ



Thin Quad Flat Pack (TQ)								
Symbol	Millimeters		Inches		Millimeters		Inches	
	Min	Max	Min	Max	Min	Max	Min	Max
Ref. Std.								
No. Leads (N)	100				128			
A	—	1.60	—	0.063	—	1.60	—	0.063
A1	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006
A2	1.35	1.45	0.053	0.057	1.35	1.45	0.053	0.057
b	0.22	0.38	0.009	0.015	0.17	0.27	0.007	0.011
D	21.90	22.10	0.862	0.870	21.80	22.20	0.858	0.874
D1	19.90	20.10	0.783	0.791	19.90	20.10	0.783	0.791
E	15.90	16.10	0.626	0.634	15.80	16.20	0.622	0.638
E1	13.90	14.10	0.547	0.555	13.90	14.10	0.547	0.555
e	0.65 BSC		0.026 BSC		0.50 BSC		0.020 BSC	
L	0.45	0.75	0.018	0.030	0.45	0.75	0.018	0.030
L1	1.00 REF.		0.039 REF.		1.00 REF.		0.039 REF.	
C	0°	7°	0°	7°	0°	7°	0°	7°

Notes:

1. All dimensioning and tolerancing conforms to ANSI Y14.5M-1982.
2. Dimensions D1 and E1 do not include mold protrusions. Allowable protrusion is 0.25 mm per side. D1 and E1 do include mold mismatch and are determined at datum plane -H-.
3. Controlling dimension: millimeters.