

FEATURES

- Max. shift frequency of 700MHz
- Clock to Q delay max. of 1100ps
- IEE min. of -170mA
- ESD protection of 2000V
- Internal 75KΩ Input pull-down resistors
- Industry standard 100K ECL levels
- Extended supply voltage option:
— VEE = -4.2V to -5.46V
- Voltage and temperature compensation for improved noise immunity
- 50% faster than National 300K at lower power
- Function and pinout compatible with National and Signetics F100K
- Available in CERPDP, CERPAC and PLCC



DESCRIPTION

The SY100S336 functions either as a modulo-16 up/down counter or as a 4-bit bidirectional shift register and is designed for use in high-performance ECL systems. Three Select inputs (S_n) are provided for determining the mode of operation. The Function Table lists the available modes of operation. In order to allow cascading for multistage counters, two Count Enable controls (CEP, CET) are provided. The CET input also functions as the Serial Data input (S₀) for a shift-up operation, while the D₃ input serves as the Serial Data input for the shift-down operation.

When the device is in the counting mode, the Terminal Count ($\overline{TC}$) goes to a logical LOW when the count reaches 15 for count-up or reaches 0 for count-down. When in the shift mode, the $\overline{TC}$ output simply repeats the Q₃ output.

The flexibility provided by the TC/Q₃ output and the Do/CET input allows these signals to be interconnected from one stage to the next higher stage for multistage counting or shift-up operations. The individual Presets (P_n) allow initialization of the counter by entering data in parallel to preset the counter. A logic HIGH on the Master Reset (MR) overrides all other inputs and asynchronously clears the flip-flops. An additional synchronous Clear is provided, as well as a complement function which synchronously inverts the contents of the flip-flops. All inputs have 75KΩ pull-down resistors.

PIN CONFIGURATIONS




PIN NAMES

Label	Function
CP	Clock Pulse Input
$\overline{\text{CEP}}$	Count Enable Parallel Input (Active LOW)
D0/ $\overline{\text{CET}}$	Serial Data Input/Count Enable Trickle Input (Active LOW)
S0 — S2	Select Inputs
MR	Master Reset Input

Label	Function
P0 — P3	Preset Inputs
D3	Serial Data Input
TC	Terminal Count Output
Q0 — Q3	Data Outputs
$\overline{\text{Q0}} — \overline{\text{Q3}}$	Complementary Data Outputs

BLOCK DIAGRAM



TRUTH TABLE⁽¹⁾

Inputs								Outputs					
MR	S ₂	S ₁	S ₀	CEP	D ₀ /CET	D ₃	CP	Q ₀	Q ₁	Q ₂	Q ₃	TC	Mode
L	L	L	L	X	X	X	/	P ₀	P ₁	P ₂	P ₃	L	Preset (Parallel Load)
L	L	L	H	X	X	X	/	$\overline{Q_0}$	$\overline{Q_1}$	$\overline{Q_2}$	$\overline{Q_3}$	L	Invert
L	L	H	L	X	X	X	/	Q ₁	Q ₂	Q ₃	D ₃	D ₃	Shift Left
L	L	H	H	X	X	X	/	D ₀	Q ₀	Q ₁	Q ₂	Q ₃ *	Shift Right
L	H	L	L	L	L	X	/	(Q ₀₋₃) minus 1				①	Count Down
L	H	L	L	H	L	X	X	Q ₀	Q ₁	Q ₂	Q ₃	①	Count Down with $\overline{CEP}$ Not Active
L	H	L	L	X	H	X	X	Q ₀	Q ₁	Q ₂	Q ₃	H	Count Down with $\overline{CET}$ Not Active
L	H	L	H	X	X	X	/	L	L	L	L	H	Clear
L	H	H	L	L	L	X	/	(Q ₀₋₃) plus 1				②	Count Up
L	H	H	L	H	L	X	X	Q ₀	Q ₁	Q ₂	Q ₃	②	Count Up with $\overline{CEP}$ Not Active
L	H	H	L	X	H	X	X	Q ₀	Q ₁	Q ₂	Q ₃	H	Count Up with $\overline{CET}$ Not Active
L	H	H	H	X	X	X	X	Q ₀	Q ₁	Q ₂	Q ₃	H	Hold
H	L	L	L	X	X	X	X	L	L	L	L	L	Asynchronous Master Reset
H	L	L	H	X	X	X	X	L	L	L	L	L	
H	L	H	L	X	X	X	X	L	L	L	L	L	
H	L	H	H	X	L	X	X	L	L	L	L	L	
H	H	L	L	X	H	X	X	L	L	L	L	H	
H	H	L	H	X	X	X	X	L	L	L	L	H	
H	H	H	L	X	X	X	X	L	L	L	L	H	
H	H	H	H	X	X	X	X	L	L	L	L	H	

NOTE:

1. H = High Voltage Level

L = Low Voltage Level

X = Don't Care

/ = LOW-to-HIGH Transition

① = L if Q₀ - Q₃ = LLLL

H if Q₀ - Q₃ ≠ LLLL

② = L if Q₀ - Q₃ = HHHH

H if Q₀ - Q₃ ≠ HHHH

* Before the clock, TC is Q₃; after the clock, TC is Q₂
DC ELECTRICAL CHARACTERISTICS

V_{EE} = -4.2V to -5.46V unless otherwise specified, V_{CC} = V_{CCA} = GND, T_A = 0°C to +85°C

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
I _{IH}	Input HIGH Current, All Inputs	—	—	200	μA	V _{IN} = V _{IH} (Max.)
I _{EE}	Power Supply Current	-170	-145	-90	mA	Inputs Open

AC ELECTRICAL CHARACTERISTICS

CERDIP

VEE = -4.2V to -5.46V unless otherwise specified, VCC = VCCA = GND, TA = 0°C to +85°C

Symbol	Parameter	TA = 0°C		TA = +25°C		TA = +85°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
fshift	Shift Frequency	700	—	700	—	700	—	MHz
tPLH tPHL	Propagation Delay CP to Qn, $\overline{Q_n}$	450	1300	450	1300	450	1300	ps
tPLH tPHL	Propagation Delay CP to $\overline{TC}$	600	2000	600	2000	600	2000	ps
tPLH tPHL	Propagation Delay MR to Qn, $\overline{Q_n}$	500	1500	500	1500	500	1500	ps
tPLH tPHL	Propagation Delay MR to $\overline{TC}$	600	2000	600	2000	600	2000	ps
tPLH tPHL	Propagation Delay Do/ $\overline{CET}$ to $\overline{TC}$	400	1300	400	1300	400	1300	ps
tPLH tPHL	Propagation Delay Sn to $\overline{TC}$	1500	2700	1500	2700	1500	2700	ps
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps
ts	Set-up Time							ps
	D3	800	—	800	—	800	—	
	Pn	800	—	800	—	800	—	
	Do/ $\overline{CET}$, $\overline{CEP}$	700	—	700	—	700	—	
	Sn	2000	—	2000	—	2000	—	
th	MR (Release Time)	900	—	900	—	900	—	ps
	Hold Time							
	D3	200	—	200	—	200	—	
	Pn	200	—	200	—	200	—	
	Do/ $\overline{CET}$, $\overline{CEP}$	200	—	200	—	200	—	
tpw (H)	Sn	-600	—	-600	—	-600	—	ps
	Pulse Width HIGH, CP, MR	—	800	—	800	—	800	

AC ELECTRICAL CHARACTERISTICS (CONT'D.)

CERPACK

VEE = -4.2V to -5.46V unless otherwise specified, VCC = VCCA = GND, TA = 0°C to +85°C

Symbol	Parameter	TA = 0°C		TA = +25°C		TA = +85°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
fshift	Shift Frequency	700	—	700	—	700	—	MHz
tPLH tPHL	Propagation Delay CP to Qn, Qn	450	1200	450	1200	450	1200	ps
tPLH tPHL	Propagation Delay CP to TC	600	1900	600	1900	600	1900	ps
tPLH tPHL	Propagation Delay MR to Qn, Qn	500	1400	500	1400	500	1400	ps
tPLH tPHL	Propagation Delay MR to TC	600	1900	600	1900	600	1900	ps
tPLH tPHL	Propagation Delay Do/CET to TC	400	1200	400	1200	400	1200	ps
tPLH tPHL	Propagation Delay Sn to TC	1500	2600	1500	2600	1500	2600	ps
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps
ts	Set-up Time D3	800	—	800	—	800	—	ps
	Pn	800	—	800	—	800	—	
	Do/CET, CEP	700	—	700	—	700	—	
	Sn	2000	—	2000	—	2000	—	
	MR (Release Time)	900	—	900	—	900	—	
th	Hold Time D3	200	—	200	—	200	—	ps
	Pn	200	—	200	—	200	—	
	Do/CET, CEP	200	—	200	—	200	—	
	Sn	-600	—	-600	—	-600	—	
tpw (H)	Pulse Width HIGH, CP, MR	—	800	—	800	—	800	ps


AC ELECTRICAL CHARACTERISTICS (CONT'D.)

PLCC

VEE = -4.2V to -5.46V unless otherwise specified, VCC = VCCA = GND, TA = 0°C to +85°C


Symbol	Parameter	TA = 0°C		TA = +25°C		TA = +85°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
fshift	Shift Frequency	700	—	700	—	700	—	MHz
tPLH	Propagation Delay CP to Qn, Qn	450	1100	450	1100	450	1100	ps
tPLH	Propagation Delay CP to TC	600	1800	600	1800	600	1800	ps
tPLH	Propagation Delay MR to Qn, Qn	500	1300	500	1300	500	1300	ps
tPLH	Propagation Delay MR to TC	600	1800	600	1800	600	1800	ps
tPLH	Propagation Delay Do/CET to TC	400	1100	400	1100	400	1100	ps
tPLH	Propagation Delay Sn to TC	1500	2500	1500	2500	1500	2500	ps
tTLH	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps
ts	Set-up Time							ps
	Ds	800	—	800	—	800	—	
	Pn	800	—	800	—	800	—	
	Do/CET, CEP	700	—	700	—	700	—	
	Sn	2000	—	2000	—	2000	—	
th	MR (Release Time)	900	—	900	—	900	—	ps
	Hold Time							
	Ds	200	—	200	—	200	—	
	Pn	200	—	200	—	200	—	
	Do/CET, CEP	200	—	200	—	200	—	
tpw (H)	Sn	-600	—	-600	—	-600	—	ps
	Pulse Width HIGH, CP, MR	—	800	—	800	—	800	

TIMING DIAGRAMS




Propagation Delay (Clock) and Transition Times

6




Propagation Delay (Reset)

TIMING DIAGRAMS (CONT'D.)



Propagation Delay (Serial Data, Selects)



Set-up and Hold Time

NOTES:

t_s is the minimum time before the transition of the clock that information must be present at the data input.
 t_h is the minimum time after the transition of the clock that information must remain unchanged at the data input.

PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY100S336DC	D24-1	Commercial
SY100S336FC	F24-1	Commercial
SY100S336JC	J28-1	Commercial