

32 Mbit (2Mb x16, Boot Block) Flash Memory and 8 Mbit (512Kb x16) SRAM, Multiple Memory Product


FEATURES SUMMARY

- SUPPLY VOLTAGE
 - $V_{DDF} = 2.7V \text{ to } 3.3V$
 - $V_{DDS} = V_{DDOF} = 2.7V \text{ to } 3.3V$
 - V_{PPF} = 12V for Fast Program (optional)
- ACCESS TIMES: 70ns and 85ns
- LOW POWER CONSUMPTION
- ELECTRONIC SIGNATURE
 - Manufacturer Code: 20h
 - Top Device Code, M36W832TE: 88BAh
 - Bottom Device Code, M36W832BE; 88BBh

FLASH MEMORY

- 32 Mbit (2Mb x16) BOOT BLOCK
 - 8 x 4 KWord Parameter Blocks (Top or Bottom Location)
- PROGRAMMING TIME
 - 10µs typical
 - Double Word Programming Option
 - Quadruple Word Programming Option
- BLOCK LOCKING
 - All blocks locked at Power up
 - Any combination of blocks can be locked
 - WPF for Block Lock-Down
- AUTOMATIC STANDBY MODE
- PROGRAM and ERASE SUSPEND
- 100,000 PROGRAM/ERASE CYCLES per BLOCK
- COMMON FLASH INTERFACE
- **SECURITY**
 - 128 bit user programmable OTP cells
 - 64 bit unique device identifier

Figure 1. Packages



SRAM

- 8 Mbit (512Kb x 16)
- ACCESS TIME: 70ns
- LOW V_{DDS} DATA RETENTION: 1.5V
- POWER DOWN FEATURES USING TWO CHIP ENABLE INPUTS

March 2003 1/64

TABLE OF CONTENTS

| SUMMARY DESCRIPTION | 6 |
|--|---------------------------|
| Figure 2. Logic Diagram | 6 |
| Table 1. Signal Names | 6 |
| Figure 3. LFBGA Connections (Top view through package) | 7 |
| Signal Descriptions | 8 |
| Address Inputs (A0-A18) | 8 |
| Address Inputs (A19-A20) | 8 |
| Data Input/Output (DQ0-DQ15) | 8 |
| Flash Chip Enable (EF) | 8 |
| Flash Output Enable (GF) | 8 |
| Flash Write Enable (WF) | 8 |
| Flash Write Protect (WPF) | 8 |
| Flash Reset (RPF) | 8 |
| SRAM Chip Enable (E1S, E2S) | 8 |
| SRAM Write Enable (WS) | 8 |
| SRAM Output Enable (GS) | 8 |
| SRAM Upper Byte Enable (UBS) | 8 |
| SRAM Lower Byte Enable (LBS) | 8 |
| V _{DDF} Supply Voltage (2.7V to 3.3V) | 8 |
| V _{DDQF} and V _{DDS} Supply Voltage (2.7V to 3.3V) | 8 |
| V _{PPF} Program Supply Voltage | 8 |
| V_{SSF} and V_{SSS} Ground | 9 |
| VSSF and VSSS Clound. | |
| FUNCTIONAL DESCRIPTION | |
| FUNCTIONAL DESCRIPTION | 9 |
| FUNCTIONAL DESCRIPTION | 9 |
| FUNCTIONAL DESCRIPTION | 9 |
| FUNCTIONAL DESCRIPTION Figure 4. Functional Block Diagram Table 2. Main Operation Modes Flash Memory Component | 91011 |
| FUNCTIONAL DESCRIPTION Figure 4. Functional Block Diagram Table 2. Main Operation Modes Flash Memory Component Figure 5. Flash Block Addresses | 91011 |
| FUNCTIONAL DESCRIPTION Figure 4. Functional Block Diagram Table 2. Main Operation Modes Flash Memory Component Figure 5. Flash Block Addresses Figure 6. Flash Security Block and Protection Register Memory Map | 9101111 |
| FUNCTIONAL DESCRIPTION Figure 4. Functional Block Diagram Table 2. Main Operation Modes Flash Memory Component Figure 5. Flash Block Addresses Figure 6. Flash Security Block and Protection Register Memory Map SRAM Component. | 910111112 |
| FUNCTIONAL DESCRIPTION Figure 4. Functional Block Diagram Table 2. Main Operation Modes Flash Memory Component Figure 5. Flash Block Addresses Figure 6. Flash Security Block and Protection Register Memory Map SRAM Component. Figure 7. SRAM Block Diagram | 910111213 |
| FUNCTIONAL DESCRIPTION Figure 4. Functional Block Diagram Table 2. Main Operation Modes Flash Memory Component Figure 5. Flash Block Addresses Figure 6. Flash Security Block and Protection Register Memory Map SRAM Component. | 910111213 |
| FUNCTIONAL DESCRIPTION Figure 4. Functional Block Diagram Table 2. Main Operation Modes Flash Memory Component Figure 5. Flash Block Addresses Figure 6. Flash Security Block and Protection Register Memory Map SRAM Component. Figure 7. SRAM Block Diagram | 91011121313 |
| FUNCTIONAL DESCRIPTION Figure 4. Functional Block Diagram Table 2. Main Operation Modes Flash Memory Component Figure 5. Flash Block Addresses Figure 6. Flash Security Block and Protection Register Memory Map SRAM Component. Figure 7. SRAM Block Diagram OPERATING MODES | 91011121313 |
| FUNCTIONAL DESCRIPTION Figure 4. Functional Block Diagram Table 2. Main Operation Modes Flash Memory Component Figure 5. Flash Block Addresses Figure 6. Flash Security Block and Protection Register Memory Map SRAM Component. Figure 7. SRAM Block Diagram OPERATING MODES Flash Bus Operations | 910111213131414 |
| FUNCTIONAL DESCRIPTION Figure 4. Functional Block Diagram Table 2. Main Operation Modes Flash Memory Component Figure 5. Flash Block Addresses Figure 6. Flash Security Block and Protection Register Memory Map SRAM Component. Figure 7. SRAM Block Diagram OPERATING MODES Flash Bus Operations Read. | 910111213131414 |
| FUNCTIONAL DESCRIPTION Figure 4. Functional Block Diagram Table 2. Main Operation Modes Flash Memory Component Figure 5. Flash Block Addresses Figure 6. Flash Security Block and Protection Register Memory Map SRAM Component. Figure 7. SRAM Block Diagram OPERATING MODES Flash Bus Operations Read. Write. | 910111313141414 |
| FUNCTIONAL DESCRIPTION Figure 4. Functional Block Diagram Table 2. Main Operation Modes Flash Memory Component Figure 5. Flash Block Addresses Figure 6. Flash Security Block and Protection Register Memory Map SRAM Component. Figure 7. SRAM Block Diagram OPERATING MODES Flash Bus Operations Read. Write. Output Disable. | 91011131314141414 |
| FUNCTIONAL DESCRIPTION Figure 4. Functional Block Diagram Table 2. Main Operation Modes Flash Memory Component Figure 5. Flash Block Addresses Figure 6. Flash Security Block and Protection Register Memory Map SRAM Component. Figure 7. SRAM Block Diagram OPERATING MODES Flash Bus Operations Read. Write. Output Disable. Standby. | 9101112131414141414 |
| FUNCTIONAL DESCRIPTION Figure 4. Functional Block Diagram Table 2. Main Operation Modes Flash Memory Component Figure 5. Flash Block Addresses Figure 6. Flash Security Block and Protection Register Memory Map SRAM Component. Figure 7. SRAM Block Diagram OPERATING MODES Flash Bus Operations Read. Write. Output Disable. Standby. Automatic Standby. | 910111313141414141414 |
| FUNCTIONAL DESCRIPTION Figure 4. Functional Block Diagram Table 2. Main Operation Modes Flash Memory Component Figure 5. Flash Block Addresses Figure 6. Flash Security Block and Protection Register Memory Map SRAM Component. Figure 7. SRAM Block Diagram OPERATING MODES Flash Bus Operations Read. Write. Output Disable. Standby. Automatic Standby. Reset. | 910111313141414141414 |
| FUNCTIONAL DESCRIPTION Figure 4. Functional Block Diagram Table 2. Main Operation Modes Flash Memory Component Figure 5. Flash Block Addresses Figure 6. Flash Security Block and Protection Register Memory Map SRAM Component. Figure 7. SRAM Block Diagram OPERATING MODES Flash Bus Operations Read. Write. Output Disable. Standby. Automatic Standby. Reset. Flash Command Interface | 9101112131414141414141515 |

| | Read Electronic Signature Command | 15 |
|-----|--|----|
| | Read CFI Query Command | 15 |
| | Block Erase Command | 15 |
| | Program Command | 16 |
| | Double Word Program Command | 16 |
| | Quadruple Word Program Command | 16 |
| | Clear Status Register Command | 16 |
| | Program/Erase Suspend Command | 16 |
| | Program/Erase Resume Command | 17 |
| | Protection Register Program Command | 17 |
| | Block Lock Command | 17 |
| | Block Unlock Command | 17 |
| | Table 4. Flash Commands | 18 |
| | Table 5. Flash Read Electronic Signature | 19 |
| | Table 6. Flash Read Block Lock Signature | 19 |
| | Table 7. Flash Read Protection Register and Lock Register | 19 |
| | Table 8. Flash Program, Erase Times and Program/Erase Endurance Cycles | 20 |
| ı | Flash Block Locking | 21 |
| | Reading a Block's Lock Status | 21 |
| | Locked State | 21 |
| | Unlocked State | 21 |
| | Lock-Down State | 21 |
| | Locking Operations During Erase Suspend | 21 |
| | Table 9. Block Lock Status | 22 |
| | Table 10. Protection Status | 22 |
| ı | Flash Status Register | 23 |
| | Program/Erase Controller Status (Bit 7) | 23 |
| | Erase Suspend Status (Bit 6) | 23 |
| | Erase Status (Bit 5) | 23 |
| | Program Status (Bit 4) | 23 |
| | V _{PPF} Status (Bit 3) | |
| | Program Suspend Status (Bit 2) | 23 |
| | Block Protection Status (Bit 1) | 24 |
| | Reserved (Bit 0) | |
| | Table 11. Flash Status Register Bits | 24 |
| ; | SRAM Operations | 25 |
| | Read | 25 |
| | Write | 25 |
| | Standby/Power-Down | 25 |
| | Data Retention | 25 |
| | Output Disable | 25 |
| | | _ |
| MAX | (IMUM RATING | 26 |
| - | Table 12 Absolute Maximum Ratings | 26 |



| DC | AND AC PARAMETERS | . 27 |
|----|---|------|
| | Table 13. Operating and AC Measurement Conditions | . 27 |
| | Figure 8. AC Measurement I/O Waveform | . 27 |
| | Figure 9. AC Measurement Load Circuit | . 27 |
| | Table 14. Device Capacitance | . 27 |
| | Table 15. DC Characteristics | . 28 |
| | Figure 10. Flash Read Mode AC Waveforms | . 30 |
| | Table 16. Flash Read AC Characteristics | . 30 |
| | Figure 11. Flash Write AC Waveforms, Write Enable Controlled | . 31 |
| | Table 17. Flash Write AC Characteristics, Write Enable Controlled | . 32 |
| | Figure 12. Flash Write AC Waveforms, Chip Enable Controlled | . 33 |
| | Table 18. Flash Write AC Characteristics, Chip Enable Controlled | . 34 |
| | Figure 13. Flash Power-Up and Reset AC Waveforms | . 35 |
| | Table 19. Flash Power-Up and Reset AC Characteristics | . 35 |
| | Figure 14. SRAM Read Mode AC Waveforms, Address Controlled with UBS = LBS = V_{IL} | . 36 |
| | Figure 15. SRAM Read AC Waveforms, GS Controlled | . 36 |
| | Figure 16. SRAM Standby AC Waveforms | . 36 |
| | Figure 17. SRAM Write AC Waveforms, E1S or E2S Controlled | . 37 |
| | Table 20. SRAM Read AC Characteristics | . 37 |
| | Figure 18. SRAM Write AC Waveforms, WS Controlled, GS High during Write | . 38 |
| | Figure 19. SRAM Write AC Waveforms, WS Controlled with GS Low | . 38 |
| | Figure 20. SRAM Write Cycle Waveform, UBS and LBS Controlled GS Low, | . 39 |
| | Table 21. SRAM Write AC Characteristics | 40 |
| | Figure 21. SRAM Low V _{DDS} Data Retention AC Waveforms, E1S Controlled | . 41 |
| | Figure 22. SRAM Low V _{DDS} Data Retention AC Waveforms, E2S Controlled | |
| | Table 22. SRAM Low V _{DDS} Data Retention Characteristic | . 41 |
| PΑ | CKAGE MECHANICAL | 42 |
| | Figure 23. Stacked LFBGA66 12x8mm, 8x8 array, 0.8mm pitch, Bottom View Package Outline. | 42 |
| | Table 23. Stacked LFBGA66, 12x8mm, 8x8 ball array, 0.8mm pitch, Package Mechanical Data | |
| | Figure 24. Stacked LFBGA66 Daisy Chain - Package Connections (Top view through package) | |
| | Figure 25. Stacked LFBGA66 Daisy Chain - PCB Connections proposal (Top view through package |)44 |
| PΑ | RT NUMBERING | . 45 |
| | Table 24. Ordering Information Scheme | 45 |
| | Table 25. Daisy Chain Ordering Scheme | |
| | Table 20. Bally Chain Grading Condition | . 40 |
| ΑP | PENDIX A. FLASH MEMORY BLOCK ADDRESS TABLES | |
| | Table 26. Top Boot Block Addresses, M36W832TE | |
| | Table 27. Bottom Boot Block Addresses, M36W832BE | . 47 |
| ΑP | PENDIX B. COMMON FLASH INTERFACE (CFI) | . 48 |
| | Table 28. Query Structure Overview | 48 |
| | Table 29. CFI Query Identification String | 48 |
| | Table 30. CFI Query System Interface Information | . 49 |

477

| | Table 31. Device Geometry Definition | . 50 |
|----|---|------|
| | Table 32. Primary Algorithm-Specific Extended Query Table | . 51 |
| | Table 33. Security Code Area | . 52 |
| ΑF | PPENDIX C. FLASH MEMORY FLOWCHARTS and PSEUDO CODES | . 53 |
| | Figure 26. Program Flowchart and Pseudo Code | . 53 |
| | Figure 27. Double Word Program Flowchart and Pseudo Code | . 54 |
| | Figure 28. Quadruple Word Program Flowchart and Pseudo Code | . 55 |
| | Figure 29. Program Suspend & Resume Flowchart and Pseudo Code | . 56 |
| | Figure 30. Erase Flowchart and Pseudo Code | . 57 |
| | Figure 31. Erase Suspend & Resume Flowchart and Pseudo Code | . 58 |
| | Figure 32. Locking Operations Flowchart and Pseudo Code | . 59 |
| | Figure 33. Protection Register Program Flowchart and Pseudo Code | . 60 |
| | PPENDIX D. FLASH MEMORY COMMAND INTERFACE and PROGRAM/ERASE CONTROL | |
| | Table 34. Write State Machine Current/Next, sheet 1 of 2 | . 61 |
| | Table 35. Write State Machine Current/Next, sheet 2 of 2 | . 62 |
| RE | EVISION HISTORY | . 63 |
| | Table 36. Document Revision History | . 63 |
| | | |

SUMMARY DESCRIPTION

The M36W832TE is a low voltage Multiple Memory Product which combines two memory devices; a 32 Mbit boot block Flash memory and an 8 Mbit SRAM. Recommended operating conditions do not allow both the Flash and the SRAM to be active at the same time.

The memory is offered in a Stacked LFBGA66 (12x8mm, 0.8 mm pitch) package and is supplied with all the bits erased (set to '1').

Figure 2. Logic Diagram





Table 1. Signal Names

| Table 1. Sign | |
|-------------------|--|
| A0-A18 | Address Inputs common to the Flash and SRAM chips |
| A19-A20 | Address Inputs for Flash Chip only |
| DQ0-DQ15 | Data Input/Output |
| V _{DDF} | Flash Power Supply |
| V _{DDQF} | Flash Power Supply for I/O Buffers |
| V _{PPF} | Flash Optional Supply Voltage for Fast Program & Erase |
| V _{SSF} | Flash Ground |
| V _{DDS} | SRAM Power Supply |
| V _{SSS} | SRAM Ground |
| NC | Not Connected Internally |
| Flash control f | unctions |
| EF | Chip Enable input |
| GF | Output Enable input |
| WF | Write Enable input |
| RPF | Reset input |
| WPF | Write Protect input |
| SRAM control | functions |
| E1S, E2S | Chip Enable inputs |
| GS | Output Enable input |
| WS | Write Enable input |
| UBS | Upper Byte Enable input |
| LBS | Lower Byte Enable input |

Figure 3. LFBGA Connections (Top view through package)



Signal Descriptions

See Figure 2 Logic Diagram and Table 1,Signal Names, for a brief overview of the signals connected to this device.

Address Inputs (A0-A18). Addresses A0-A18 are common inputs for the Flash and the SRAM components. The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the internal state machine. The Flash memory is accessed through the Chip Enable (EF) and Write Enable (WF) signals, while the SRAM is accessed through two Chip Enable signals (E1S and E2S) and the Write Enable signal (WS).

Address Inputs (A19-A20). Addresses A19-A20 are inputs for the Flash component only. The Flash memory is accessed through the Chip Enable (EF) and Write Enable (WF) signals

Data Input/Output (DQ0-DQ15). The Data I/O outputs the data stored at the selected address during a Bus Read operation or inputs a command or the data to be programmed during a Write Bus operation.

Flash Chip Enable (EF). The Chip Enable input activates the Flash memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is at V_{IL} and Reset is at V_{IH} the device is in active mode. When Chip Enable is at V_{IH} the memory is deselected, the outputs are high impedance and the power consumption is reduced to the standby level.

Flash Output Enable (GF). The Output Enable controls the data outputs during the Bus Read operation of the Flash memory.

Flash Write Enable (WF). The Write Enable controls the Bus Write operation of the Flash memory's Command Interface. The data and address inputs are latched on the rising edge of Chip Enable, EF, or Write Enable, WF, whichever occurs first.

Flash Write Protect (WPF). Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is at V_{IL}, the Lock-Down is enabled and the protection status of the block cannot be changed. When Write Protect is at V_{IH}, the Lock-Down is disabled and the block can be locked or unlocked. (refer to Table 6, Read Protection Register and Protection Register Lock).

Flash Reset (RPF). The Reset input provides a hardware reset of the Flash memory. When Reset is at V_{IL} , the memory is in reset mode: the outputs are high impedance and the current consumption is minimized. After Reset all blocks are in the Locked state. When Reset is at V_{IH} , the device is in normal operation. Exiting reset mode the device enters read array mode, but a negative transition

of Chip Enable or a change of the address is required to ensure valid data outputs.

SRAM Chip Enable (E1S, E2S). The Chip Enable inputs activate the SRAM memory control logic, input buffers and decoders. E1S at V_{IH} or E2S at V_{IL} deselects the memory and reduces the power consumption to the standby level. E1S and E2S can also be used to control writing to the SRAM memory array, while \overline{WS} remains at V_{IL} . It is not allowed to set \overline{EF} at V_{IL} , $\overline{E1S}$ at V_{IL} and E2S at V_{IH} at the same time.

SRAM Write Enable (WS). The Write Enable input controls writing to the SRAM memory array. WS is active low.

SRAM Output Enable (GS). The Output Enable gates the outputs through the data buffers during a read operation of the SRAM memory. GS is active low.

SRAM Upper Byte Enable (UBS). The Upper Byte Enable enables the upper bytes for SRAM (DQ8-DQ15). UBS is active low.

SRAM Lower Byte Enable (LBS). The Lower Byte Enable <u>enables</u> the lower bytes for SRAM (DQ0-DQ7). LBS is active low.

V_{DDF} Supply Voltage (2.7V to 3.3V). V_{DDF} provides the power supply to the internal core of the Flash Memory device. It is the main power supply for all operations (Read, Program and Erase).

V_{DDQF} and V_{DDS} Supply Voltage (2.7V to 3.3V).

 V_{DDQF} provides the power supply for the Flash memory I/O pins and V_{DDS} provides the power supply for the SRAM control pins. This allows all Outputs to be powered independently of the Flash core power supply, V_{DDF} . V_{DDQF} can be tied to V_{DDS}

VPPF Program Supply Voltage. VPPF is both a control input and a power supply pin for the Flash memory. The two functions are selected by the voltage range applied to the pin. The Supply Voltage VDDF and the Program Supply Voltage VPPF can be applied in any order.

If V_{PPF} is kept in a low voltage range (0V to 3.6V) V_{PPF} is seen as a control input. In this case a voltage lower than V_{PPLK} gives an absolute protection against program or erase, while V_{PPF} > V_{PP1} enables these functions (see Table 15, DC Characteristics for the relevant values). V_{PPF} is only sampled at the beginning of a program or erase; a change in its value after the operation has started does not have any effect on Program or Erase, however for Double or Quadruple Word Program the results are uncertain.

If V_{PPF} is in the range 11.4V to 12.6V it acts as a power supply pin. In this condition V_{PPF} must be stable until the Program/Erase algorithm is completed (see Table 17 and 18).

VssF and Vsss Ground. VssF and Vsss are the ground reference for all voltage measurements in the Flash and SRAM chips, respectively.

Note: Each device in a system should have V_{D-DF} , V_{DDQF} and V_{PPF} decoupled with a $0.1\mu F$ ca-

pacitor close to the pin. See Figure 9, AC Measurement Load Circuit. The PCB trace widths should be sufficient to carry the required V_{PPF} program and erase currents.

FUNCTIONAL DESCRIPTION

The Flash and SRAM components have separate power supplies and grounds and are distinguished by three chip enable inputs: EF for the Flash memory and, E1S and E2S for the SRAM.

Recommended operating conditions do not allow both the Flash and the SRAM to be in active mode at the same time. The most common example is simultaneous read operations on the Flash and the SRAM which would result in a data bus contention. Therefore it is recommended to put the SRAM in the high impedance state when reading the Flash and vice versa (see Table 2 Main Operation Modes for details).

Figure 4. Functional Block Diagram




Table 2. Main Operation Modes

| Operation Mode | | EF | GF | WF | RPF | WPF | V _{PPF} | E1S | E2S | ws | GS | UBS | LBS | DQ15-DQ8 | DQ7-DQ0 | |
|-------------------|-------------------|-----------------------------|-----------------|-----------------|-----------------|-----------------|--|--------------------------|-----------------------|-----------------|-----------------|-----------------|-----------------|-------------|----------|--|
| | 1 | | | | | | | | | | | | | | | |
| | Read | VIL | V_{IL} | VIH | V _{IH} | Х | Don't care | | SRAI | M mus | t be d | isabled | l | Data Output | | |
| ح | Write | V _{IL} | V _{IH} | V_{IL} | V _{IH} | Х | V _{DDF} or V _{PPFH} | | SRAM must be disabled | | | | l | Data Input | | |
| Flash Memory | Block Locking | V _{IL} | Х | Х | V _{IH} | V _{IL} | Don't care | | SRAI | M mus | t be d | isabled | l | Х | | |
| ash | Standby | V _{IH} | Χ | Х | V _{IH} | Х | Don't care | Α | ny SF | RAM n | node i | Hi-Z | | | | |
| 正 | Reset | Χ | Χ | Х | VIL | Χ | Don't care | Α | ny SF | RAM n | node i | Hi- | ·Z | | | |
| | Output Disable | V _{IL} | V _{IH} | V _{IH} | V _{IH} | Х | Don't care | Any SRAM mode is allowed | | | | | Hi-Z | | | |
| | | | | | | | | | Χ | V _{IH} | VIL | V_{IL} | VIL | Data | out | |
| | Read | Read Flash must be disabled | | | | | | VIL | V _{IH} | V _{IH} | VIL | V _{IH} | VIL | Hi-Z | Data out | |
| | | | | | | | • | V_{IL} | V _{IH} | V _{IH} | V _{IL} | V_{IL} | V _{IH} | Data out | Hi-Z | |
| | | | | | | | | V_{IL} | V _{IH} | V _{IL} | Х | V_{IL} | V _{IL} | Data | a in | |
| | Write | | F | lash n | nust be | disable | ed | V_{IL} | V _{IH} | V _{IL} | Х | V _{IH} | V _{IL} | Hi-Z | Data in | |
| SRAM | | | | | | | • | VIL | V _{IH} | VIL | Х | V _{IL} | V _{IH} | Data in | Hi-Z | |
| SR | Standby/ | | | | | | | V_{IH} | Х | Х | Х | Х | Х | Hi- | ·Z | |
| | Power Down | | Any | Flash | mode | is allow | <i>r</i> able | Х | VIL | Х | Х | V _{IH} | V _{IH} | Hi- | ·Z | |
| | Data | | Λον | Flach | modo | ic allow | vahla | V_{IH} | Х | Х | Х | Х | Х | Hi- | ·Z | |
| | Retention | | Ally | ı-ıası | mode | is allow | vanit | Χ | V _{IL} | Х | Χ | Х | Х | Hi-Z | | |
| | Output Disable | | Any | Flash | mode | is allow | /able | VIL | V _{IH} | V _{IH} | V _{IH} | Х | Х | Hi-Z | | |

Note: $X = V_{IL}$ or V_{IH} , $V_{PPFH} = 12V \pm 5\%$.

Flash Memory Component

The Flash Memory is a 32 Mbit (2 Mbit x 16) device that can be erased electrically at block level and programmed in-system on a Word-by-Word basis. These operations can be performed using a single low voltage (2.7 to 3.6V) supply. V_{DDQF} allows to drive the I/O pin down to 1.65V. An optional 12V V_{PPF} power supply is provided to speed up customer programming.

The device features an asymmetrical blocked architecture with an array of 71 blocks: 8 Parameter Blocks of 4 KWords and 63 Main Blocks of 32 KWords. The M36W832TE has the Parameter Blocks at the top of the memory address space while the M36W832BE locates the Parameter Blocks starting from the bottom. The memory maps are shown in Figure 5, Block Addresses.

The Flash Memory features an instant, individual block locking scheme that allows any block to be locked or unlocked with no latency, enabling instant code and data protection. All blocks have three levels of protection. They can be locked and locked-down individually preventing any accidental programming or erasure. There is an additional hardware protection against program and erase. When $V_{PPF} \leq V_{PPLK}$ all blocks are protected


against program or erase. All blocks are locked at Power Up.

Each block can be erased separately. Erase can be suspended in order to perform either read or program in any other block and then resumed. Program can be suspended to read data in any other block and then resumed. Each block can be programmed and erased over 100,000 cycles.

The device includes a Protection Register to increase the protection of a system design. The Protection Register is divided into two segments, the first is a 64 bit area which contains a unique device number written by ST, while the second is a 128 bit area, one-time-programmable by the user. The user programmable segment can be permanently protected. Figure 6, shows the Flash Security Block and Protection Register Memory Map.

Program and Erase commands are written to the Command Interface of the memory. An on-chip Program/Erase Controller takes care of the timings necessary for program and erase operations. The end of a program or erase operation can be detected and any error conditions identified. The command set required to control the memory is consistent with JEDEC standards.

Figure 5. Flash Block Addresses



Note: Also see Appendix A, Tables 26 and 27 for a full listing of the Flash Block Addresses.





Protection Register Lock

2⁽¹⁾

0

AI90165b

Figure 6. Flash Security Block and Protection Register Memory Map

Note: 1. Bit 2 of the Protection Register Lock must not be programmed to 0.

81h


80h

SRAM Component

The SRAM is an 8 Mbit asynchronous random access memory which features a super low voltage operation and low current consumption with an ac-

cess time of 70ns in all conditions. The memory operations can be performed using a single low voltage supply, 2.7V to 3.3V, which is the same as the Flash voltage supply.

Figure 7. SRAM Block Diagram



OPERATING MODES

Flash Bus Operations

There are six standard bus operations that control the device. These are Bus Read, Bus Write, Output Disable, Standby, Automatic Standby and Reset. See Table 2, Main Operation Modes, for a summary.

Typically glitches of less than 5ns on Chip Enable or Write Enable are ignored by the memory and do not affect bus operations.

Read. Read Bus operations are used to output the contents of the Memory Array, the Electronic Signature, the Status Register and the Common Flash Interface. Both Chip Enable and Output Enable must be at V_{IL} in order to perform a read operation. The Chip Enable input should be used to enable the device. Output Enable should be used to gate data onto the output. The data read depends on the previous command written to the memory (see Command Interface section). See Figure 10, Flash Read Mode AC Waveforms, and Table 16, Flash Read AC Characteristics, for details of when the output becomes valid.

Read mode is the default state of the device when exiting Reset or after power-up.

Write. Bus Write operations write Commands to the memory or latch Input Data to be programmed. A write operation is initiated when Chip Enable and Write Enable are at V_{IL} with Output Enable at V_{IH} . Commands, Input Data and Addresses are latched on the rising edge of Write Enable or Chip Enable, whichever occurs first.

See Figures 11 and 12, Flash Write AC Waveforms, and Tables 17 and 18, Write AC Characteristics, for details of the timing requirements.

Output Disable. The data outputs are high impedance when the Output Enable is at V_{IH} .

Standby. Standby disables most of the internal circuitry allowing a substantial reduction of the current consumption. The memory is in stand-by when Chip Enable is at V_{IH} and the device is in read mode. The power consumption is reduced to the stand-by level and the outputs are set to high impedance, independently from the Output Enable or Write Enable inputs. If Chip Enable switches to V_{IH} during a program or erase operation, the device enters Standby mode when finished.

Automatic Standby. Automatic Standby provides a low power consumption state during Read mode. Following a read operation, the device enters Automatic Standby after 150ns of bus inactivity even if Chip Enable is Low, V_{IL} , and the supply current is reduced to I_{DD1} . The data Inputs/Outputs will still output data if a bus Read operation is in progress.

Reset. During Reset mode when Output Enable is Low, V_{IL} , the memory is deselected and the outputs are high impedance. The memory is in Reset mode when Reset is at V_{IL} . The power consumption is reduced to the Standby level, independently from the Chip Enable, Output Enable or Write Enable inputs. If Reset is pulled to V_{SSF} during a Program or Erase, this operation is aborted and the memory content is no longer valid.

Flash Command Interface

All Bus Write operations to the memory are interpreted by the Command Interface. Commands consist of one or more sequential Bus Write operations. An internal Program/Erase Controller handles all timings and verifies the correct execution of the Program and Erase commands. The Program/Erase Controller provides a Status Register whose output may be read at any time during, to monitor the progress of the operation, or the Program/Erase states. See Table 4, Command Codes, for a summary of the commands and see Appendix 31, Table 34, Write State Machine Current/Next, for a summary of the Command Interface.

The Command Interface is reset to Read mode when power is first applied, when exiting from Reset or whenever V_{DDF} is lower than V_{LKO} . Command sequences must be followed exactly. Any invalid combination of commands will reset the device to Read mode. Refer to Table 3, Flash Command Codes, in conjunction with the following text descriptions.

Table 3. Flash Command Codes

| Hex Code | Command |
|----------|---|
| 01h | Block Lock confirm |
| 10h | Program |
| 20h | Erase |
| 2Fh | Block Lock-Down confirm |
| 30h | Double Word Program |
| 40h | Program |
| 50h | Clear Status Register |
| 55h | Reserved |
| 56h | Quadruple Word Program |
| 60h | Block Lock, Block Unlock, Block Lock- Down |
| 70h | Read Status Register |
| 90h | Read Electronic Signature |
| 98h | Read CFI Query |
| B0h | Program/Erase Suspend |
| C0h | Protection Register Program |
| D0h | Program/Erase Resume, Block Unlock confirm |
| FFh | Read Memory Array |

Read Memory Array Command. The Read command returns the memory to its Read mode. One Bus Write cycle is required to issue the Read Memory Array command and return the memory to Read mode. Subsequent read operations will read the addressed location and output the data. When a device Reset occurs, the memory defaults to Read mode.

Read Status Register Command. The Status Register indicates when a program or erase operation is complete and the success or failure of the operation itself. Issue a Read Status Register command to read the Status Register's contents. Subsequent Bus Read operations read the Status Register at any address, until another command is issued. See Table 11, Status Register Bits, for details on the definitions of the bits.

The Read Status Register command may be issued at any time, even during a Program/Erase operation. Any Read attempt during a Program/Erase operation will automatically output the content of the Status Register.

Read Electronic Signature Command. The Read Electronic Signature command reads the Manufacturer and Device Codes and the Block Locking Status, or the Protection Register.

The Read Electronic Signature command consists of one write cycle, a subsequent read will output the Manufacturer Code, the Device Code, the Block Lock and Lock-Down Status, or the Protection and Lock Register. See Tables 5, 6 and 7 for the valid address.

Read CFI Query Command. The Read Query Command is used to read data from the Common Flash Interface (CFI) Memory Area, allowing programming equipment or applications to automatically match their interface to the characteristics of the device. One Bus Write cycle is required to issue the Read Query Command. Once the command is issued subsequent Bus Read operations read from the Common Flash Interface Memory Area. See Appendix B, Common Flash Interface, Tables 28, 29, 30, 31, 32 and 33 for details on the information contained in the Common Flash Interface memory area.

Block Erase Command. The Block Erase command can be used to erase a block. It sets all the bits within the selected block to '1'. All previous data in the block is lost. If the block is protected then the Erase operation will abort, the data in the block will not be changed and the Status Register will output the error.

Two Bus Write cycles are required to issue the command.

■ The first bus cycle sets up the Erase command.

The second latches the block address in the internal state machine and starts the Program/ Erase Controller.

If the second bus cycle is not Write Erase Confirm (D0h), Status Register bits b4 and b5 are set and the command aborts.

Erase aborts if Reset turns to V_{IL} . As data integrity cannot be guaranteed when the Erase operation is aborted, the block must be erased again.

During Erase operations the memory will accept the Read Status Register command and the Program/Erase Suspend command, all other commands will be ignored. Typical Erase times are given in Table 8, Flash Program, Erase Times and Program/Erase Endurance Cycles.

See Appendix C, Figure 30, Erase Flowchart and Pseudo Code, for a suggested flowchart for using the Erase command.

Program Command. The memory array can be programmed word-by-word. Two bus write cycles are required to issue the Program Command.

- The first bus cycle sets up the Program command.
- The second latches the Address and the Data to be written and starts the Program/Erase Controller.

During Program operations the memory will accept the Read Status Register command and the Program/Erase Suspend command. Typical Program times are given in Table 8, Flash Program, Erase Times and Program/Erase Endurance Cycles.

Programming aborts if Reset goes to $V_{\rm IL}$. As data integrity cannot be guaranteed when the program operation is aborted, the block containing the memory location must be erased and reprogrammed.

See Appendix C, Figure 26, Program Flowchart and Pseudo Code, for the flowchart for using the Program command.

Double Word Program Command. This feature is offered to improve the programming throughput, writing a page of two adjacent words in parallel. The two words must differ only for the address A0. Programming should not be attempted when VPPF is not at VPPH.

Three bus write cycles are necessary to issue the Double Word Program command.

- The first bus cycle sets up the Double Word Program Command.
- The second bus cycle latches the Address and the Data of the first word to be written.
- The third bus cycle latches the Address and the Data of the second word to be written and starts the Program/Erase Controller.

Read operations output the Status Register content after the programming has started. Programming aborts if Reset goes to V_{IL} . As data integrity cannot be guaranteed when the program operation is aborted, the block containing the memory location must be erased and reprogrammed.

See Appendix C, Figure 27, Double Word Program Flowchart and Pseudo Code, for the flow-chart for using the Double Word Program command.

Quadruple Word Program Command. This feature is offered to improve the programming throughput, writing a page of four adjacent words in parallel. The four words must differ only for the addresses A0 and A1. Programming should not be attempted when VPPF is not at VPPH.

Five bus write cycles are necessary to issue the Quadruple Word Program command.

- The first bus cycle sets up the Quadruple Word Program Command.
- The second bus cycle latches the Address and the Data of the first word to be written.
- The third bus cycle latches the Address and the Data of the second word to be written.
- The fourth bus cycle latches the Address and the Data of the third word to be written.
- The fifth bus cycle latches the Address and the Data of the fourth word to be written and starts the Program/Erase Controller.

Read operations output the Status Register content after the programming has started. Programming aborts if Reset goes to V_{IL} . As data integrity cannot be guaranteed when the program operation is aborted, the block containing the memory location must be erased and reprogrammed.

See Appendix C, Figure 28, Quadruple Word Program Flowchart and Pseudo Code, for the flow-chart for using the Quadruple Word Program command.

Clear Status Register Command. The Status Register command can be used to reset bits 1, 3, 4 and 5 in the Status Register to '0'. One bus write cycle is required to issue the Clear Status Register command.

The bits in the Status Register do not automatically return to '0' when a new Program or Erase command is issued. The error bits in the Status Register should be cleared before attempting a new Program or Erase command.

Program/Erase Suspend Command. The Program/Erase Suspend command is used to pause a Program or Erase operation. One bus write cycle is required to issue the Program/Erase command and pause the Program/Erase controller.

During Program/Erase Suspend the Command Interface will accept the Program/Erase Resume,

Read Array, Read Status Register, Read Electronic Signature and Read CFI Query commands. Additionally, if the suspend operation was Erase then the Program, Double Word Program, Quadruple Word Program, Block Lock, Block Lock-Down or Protection Program commands will also be accepted. The block being erased may be protected by issuing the Block Protect, Block Lock or Protection Program commands. When the Program/ Erase Resume command is issued the operation will complete. Only the blocks not being erased may be read or programmed correctly.

During a Program/Erase Suspend, the device can be placed in a pseudo-standby mode by taking Chip Enable to V_{IH} . Program/Erase is aborted if Reset turns to V_{II} .

See Appendix C, Figure 29, Program or Double Word Program Suspend & Resume Flowchart and Pseudo Code, and Figure 31, Erase Suspend & Resume Flowchart and Pseudo Code for flowcharts for using the Program/Erase Suspend command.

Program/Erase Resume Command. The Program/Erase Resume command can be used to restart the Program/Erase Controller after a Program/Erase Suspend operation has paused it. One Bus Write cycle is required to issue the command. Once the command is issued subsequent Bus Read operations read the Status Register.

See Appendix C, Figure 29, Program or Double Word Program Suspend & Resume Flowchart and Pseudo Code, and Figure 31, Erase Suspend & Resume Flowchart and Pseudo Code for flowcharts for using the Program/Erase Resume command.

Protection Register Program Command. The Protection Register Program command is used to Program the 128 bit user One-Time-Programmable (OTP) segment of the Protection Register. The segment is programmed 16 bits at a time. When shipped all bits in the segment are set to '1'. The user can only program the bits to '0'.

Two write cycles are required to issue the Protection Register Program command.

- The first bus cycle sets up the Protection Register Program command.
- The second latches the Address and the Data to be written to the Protection Register and starts the Program/Erase Controller.

Read operations output the Status Register content after the programming has started.

The segment can be protected by programming bit 1 of the Protection Lock Register (see Figure 6, Flash Security Block and Protection Register Memory Map). Attempting to program a previously protected Protection Register will result in a Status Register error. The protection of the Protection Register is not reversible.

The Protection Register Program cannot be suspended.

Block Lock Command. The Block Lock command is used to lock a block and prevent Program or Erase operations from changing the data in it. All blocks are locked at power-up or reset.

Two Bus Write cycles are required to issue the Block Lock command.

- The first bus cycle sets up the Block Lock command.
- The second Bus Write cycle latches the block address.

The lock status can be monitored for each block using the Read Electronic Signature command. Table. 10 shows the protection status after issuing a Block Lock command.

The Block Lock bits are volatile, once set they remain set until a hardware reset or power-down/power-up. They are cleared by a Blocks Unlock command. Refer to the section, Block Locking, for a detailed explanation.

Block Unlock Command. The Blocks Unlock command is used to unlock a block, allowing the block to be programmed or erased. Two Bus Write cycles are required to issue the Blocks Unlock command.

- The first bus cycle sets up the Block Unlock command.
- The second Bus Write cycle latches the block address.

The lock status can be monitored for each block using the Read Electronic Signature command. Table. 10 shows the protection status after issuing a Block Unlock command. Refer to the "Flash Block Locking" section, for a detailed explanation.

Block Lock-Down Command. A locked block cannot be Programmed or Erased, or have its protection status changed when \overline{WPF} is low, V_{IL} . When \overline{WPF} is high, V_{IH} , the Lock-Down function is disabled and the locked blocks can be individually unlocked by the Block Unlock command.

Two Bus Write cycles are required to issue the Block Lock-Down command.

- The first bus cycle sets up the Block Lock command.
- The second Bus Write cycle latches the block address.

The lock status can be monitored for each block using the Read Electronic Signature command. Locked-Down blocks revert to the locked (and not locked-down) state when the device is reset on power-down. Table. 10 shows the protection status after issuing a Block Lock-Down command.

Refer to the "Flash Block Locking" section for a detailed explanation.

Table 4. Flash Commands

| | S | | | | | | В | us Wri | te Ope | ration | s | | | | | |
|--|--------|-----------|-----|--------------------|-------|-------------------|------|--------|--------|--------|-------|-------|------|-------|--------|------|
| Commands | Cycles | 1st Cycle | | | 21 | nd Cyc | cle | 3r | d Cyc | le | 41 | h Cyc | le | 51 | th Cyc | le |
| | S | Op. | Add | Data | Op. | Add | Data | Op. | Add | Data | Op. | Add | Data | Op. | Add | Data |
| Read Memory Array | 1+ | Write | Х | FFh | Read | RA | RD | | | | | | | | | |
| Read Status Register | 1+ | Write | Х | 70h | Read | Х | SRD | | | | | | | | | |
| Read Electronic Signature | 1+ | Write | Х | 90h | Read | SA ⁽²⁾ | IDh | | | | | | | | | |
| Read CFI Query | 1+ | Write | Х | 98h | Read | QA | QD | | | | | | | | | |
| Erase | 2 | Write | Х | 20h | Write | ВА | D0h | | | | | | | | | |
| Program | 2 | Write | х | 40h or 10h | Write | PA | PD | | | | | | | | | |
| Double Word Program ⁽³⁾ | 3 | Write | х | 30h | Write | PA1 | PD1 | Write | PA2 | PD2 | | | | | | |
| Quadruple Word Program ⁽⁴⁾ | 5 | Write | х | 56h ⁽⁶⁾ | Write | PA1 | PD1 | Write | PA2 | PD2 | Write | PA3 | PD3 | Write | PA4 | PD4 |
| Clear Status Register | 1 | Write | Х | 50h | | | | | | | | | | | | |
| Program/Erase Suspend | 1 | Write | Х | B0h | | | | | | | | | | | | |
| Program/Erase Resume | 1 | Write | Х | D0h | | | | | | | | | | | | |
| Block Lock | 2 | Write | Х | 60h | Write | ВА | 01h | | | | | | | | | |
| Block Unlock | 2 | Write | Х | 60h | Write | ВА | D0h | | | | | | | | | |
| Block Lock-Down | 2 | Write | Х | 60h | Write | ВА | 2Fh | | | | | | | | | |
| Protection Register Program | 2 | Write | Х | C0h | Write | PRA | PRD | | | | | | | | | |

Note: X = Don't Care.

- 1. The signature addresses are listed in Tables 5, 6 and 7.
- 2. Addr 1 and Addr 2 must be consecutive Addresses differing only for A0.
- 3. Program Addresses 1 and 2 must be consecutive Addresses differing only for A0.
- 4. Program Addresses 1,2,3 and 4 must be consecutive Addresses differing only for A0 and A1.
- 5. 55h is reserved.
- 6. To be characterized.

Table 5. Flash Read Electronic Signature

| Code | Device | EF | GF | WF | A0 | A1 | A2-A7 | A8-A11 | A8-A11 A12-A20 | | DQ8-DQ15 |
|---------------------|-----------|-----------------|-----------------|-----------------|-----------------|-----------------|-------|------------|----------------|-----|-----------------|
| Manufacture Code | | V _{IL} | V _{IL} | V _{IH} | V _{IL} | V _{IL} | 0 | Don't Care | 20h | 00h | V _{IL} |
| Device | M36W832TE | V_{IL} | VIL | V _{IH} | V _{IH} | V_{IL} | 0 | Don't Care | BAh | 88h | V _{IL} |
| Code | M36W832BE | V_{IL} | V_{IL} | V _{IH} | V_{IH} | V_{IL} | 0 | Don't Care | BBh | 88h | V _{IL} |

Note: $\overline{RPF} = V_{IH}$.

Table 6. Flash Read Block Lock Signature

| Block Status | EF | GF | WF | Α0 | A 1 | A2-A7 | A8-A20 | A12-A20 | DQ0 | DQ1 | DQ2-DQ15 |
|----------------------|-----------------|----------|-----------------|-----------------|-----------------|-------|------------|---------------|------------------|-----|----------|
| Locked Block | V_{IL} | V_{IL} | V _{IH} | V _{IL} | V _{IH} | 0 | Don't Care | Block Address | 1 | 0 | 00h |
| Unlocked Block | VIL | V_{IL} | V _{IH} | V_{IL} | V _{IH} | 0 | Don't Care | Block Address | 0 | 0 | 00h |
| Locked-Down Block | V _{IL} | VIL | V _{IH} | VIL | V _{IH} | 0 | Don't Care | Block Address | X ⁽¹⁾ | 1 | 00h |

Note: 1. A Locked Block can be protected "DQ0 = 1" or unprotected "DQ0 = 0"; see Block Locking section.

Table 7. Flash Read Protection Register and Lock Register

| Word | Word EF GF WF | | A0-A7 A8-A20 | | DQ0 | DQ1 | DQ2 | DQ3-DQ7 | DQ8-DQ15 | |
|-------------|---------------|-----------------|-----------------|-----|------------|------------|-------------------|----------------------------|---------------|------------|
| Lock | VIL | VIL | V _{IH} | 80h | Don't Care | Don't Care | OTP Prot. data | Don't Care See note (1) | Don't Care | Don't Care |
| Unique ID 0 | V_{IL} | V _{IL} | V _{IH} | 81h | Don't Care | ID data | ID data | ID data | ID data | ID data |
| Unique ID 1 | V_{IL} | V _{IL} | V _{IH} | 82h | Don't Care | ID data | ID data | ID data | ID data | ID data |
| Unique ID 2 | V_{IL} | V_{IL} | V _{IH} | 83h | Don't Care | ID data | ID data | ID data | ID data | ID data |
| Unique ID 3 | VIL | V _{IL} | V _{IH} | 84h | Don't Care | ID data | ID data | ID data | ID data | ID data |
| OTP 0 | V_{IL} | V _{IL} | V _{IH} | 85h | Don't Care | OTP data | OTP data | OTP data | OTP data | OTP data |
| OTP 1 | V_{IL} | V_{IL} | V _{IH} | 86h | Don't Care | OTP data | OTP data | OTP data | OTP data | OTP data |
| OTP 2 | V_{IL} | V _{IL} | V _{IH} | 87h | Don't Care | OTP data | OTP data | OTP data | OTP data | OTP data |
| OTP 3 | V_{IL} | V_{IL} | V _{IH} | 88h | Don't Care | OTP data | OTP data | OTP data | OTP data | OTP data |

477

Table 8. Flash Program, Erase Times and Program/Erase Endurance Cycles

| Parameter | Test Conditions | | Flash Device | | l lmit |
|----------------------------------|-------------------------------------|---------|---------------|-----|--------|
| Parameter | rest Conditions | Min | Тур | Max | Unit |
| Word Program | V _{PPF} = V _{DDF} | | 10 | 200 | μs |
| Double Word Program | V _{PPF} = 12V ±5% | | 10 | 200 | μs |
| Quadruple Word Program | V _{PPF} = 12V ±5% | | 10 | 200 | μs |
| Main Block Program | V _{PPF} = 12V ±5% | | 0.16/0.08 (1) | 5 | S |
| Wall Block Flogram | V _{PPF} = V _{DDF} | | 0.32 | 5 | S |
| Parameter Block Program | V _{PPF} = 12V ±5% | | 0.02/0.01 (1) | 4 | S |
| Tarameter Block Frogram | $V_{PPF} = V_{DDF}$ | | 0.04 | 4 | s |
| Main Block Erase | V _{PPF} = 12V ±5% | | 1 | 10 | S |
| IVIAIII DIOCK ETASE | $V_{PPF} = V_{DD}V_{DDF}$ | | 1 | 10 | S |
| Parameter Block Erase | V _{PPF} = 12V ±5% | | 0.4 | 10 | S |
| Farameter Diook Elase | V _{PPF} = V _{DDF} | | 0.4 | 10 | S |
| Program/Erase Cycles (per Block) | | 100,000 | | | cycles |

Note: 1. Typical time to program a Main or Parameter Block using the Double Word Program and the Quadruple Word Program commands respectively.

Flash Block Locking

The Flash Memory features an instant, individual block locking scheme that allows any block to be locked or unlocked with no latency. This locking scheme has three levels of protection.

- Lock/Unlock this first level allows softwareonly control of block locking.
- Lock-Down this second level requires hardware interaction before locking can be changed.
- V_{PPF} ≤V_{PPLK} the third level offers a complete hardware protection against program and erase on all blocks.

The protection status of each block can be set to Locked, Unlocked, and Lock-Down. Table 10, defines all of the possible protection states (WPF, DQ1, DQ0), and Appendix C, Figure 32, shows a flowchart for the locking operations.

Reading a Block's Lock Status. The lock status of every block can be read in the Read Electronic Signature mode of the device. To enter this mode write 90h to the device. Subsequent reads at the address specified in Table 6, will output the protection status of that block. The lock status is represented by DQ0 and DQ1. DQ0 indicates the Block Lock/Unlock status and is set by the Lock command and cleared by the Unlock command. It is also automatically set when entering Lock-Down. DQ1 indicates the Lock-Down status and is set by the Lock-Down command. It cannot be cleared by software, only by a hardware reset or power-down.

The following sections explain the operation of the locking system.

Locked State. The default status of all blocks on power-up or after a hardware reset is Locked (states (0,0,1) or (1,0,1)). Locked blocks are fully protected from any program or erase. Any program or erase operations attempted on a locked block will return an error in the Status Register. The Status of a Locked block can be changed to Unlocked or Lock-Down using the appropriate software commands. An Unlocked block can be Locked by issuing the Lock command.

Unlocked State. Unlocked blocks (states (0,0,0), (1,0,0) (1,1,0)), can be programmed or erased. All unlocked blocks return to the Locked state after a hardware reset or when the device is powered-down. The status of an unlocked block can be changed to Locked or Locked-Down using the ap-

propriate software commands. A locked block can be unlocked by issuing the Unlock command.

Lock-Down State. Blocks that are Locked-Down (state (0,1,x))are protected from program and erase operations (as for Locked blocks) but their protection status cannot be changed using software commands alone. A Locked or Unlocked block can be Locked-Down by issuing the Lock-Down command. Locked-Down blocks revert to the Locked state when the device is reset or powered-down.

The Lock-Down function is dependent on the WPF input pin. When WPF=0 (V_{IL}), the blocks in the Lock-Down state (0,1,x) are protected from program, erase and protection status changes. When WPF=1 (V_{IH}) the Lock-Down function is disabled (1,1,1) and Locked-Down blocks can be individually unlocked to the (1,1,0) state by issuing the software command, where they can be erased and programmed. These blocks can then be relocked (1,1,1) and unlocked (1,1,0) as desired while WPF remains high. When WPF is low, blocks that were previously Locked-Down return to the Lock-Down state (0,1,x) regardless of any changes made while WPF was high. Device reset or power-down resets all blocks, including those in Lock-Down, to the Locked state.

Locking Operations During Erase Suspend.

Changes to block lock status can be performed during an erase suspend by using the standard locking command sequences to unlock, lock or lock-down a block. This is useful in the case when another block needs to be updated while an erase operation is in progress.

To change block locking during an erase operation, first write the Erase Suspend command, then check the status register until it indicates that the erase operation has been suspended. Next write the desired Lock command sequence to a block and the lock status will be changed. After completing any desired lock, read, or program operations, resume the erase operation with the Erase Resume command.

If a block is locked or locked-down during an erase suspend of the same block, the locking status bits will be changed immediately, but when the erase is resumed, the erase operation will complete.

Locking operations cannot be performed during a program suspend. Refer to Appendix D, Command Interface and Program/Erase Controller State, for detailed information on which commands are valid during erase suspend.

Table 9. Block Lock Status

| Item | Address | Data | | | |
|--------------------------|-----------------------|-------|--|--|--|
| Block Lock Configuration | | LOCK | | | |
| Block is Unlocked | vv002 | DQ0=0 | | | |
| Block is Locked | Block is Locked xx002 | | | | |
| Block is Locked-Down | | DQ1=1 | | | |

Table 10. Protection Status

| Lock S | rent Status ⁽¹⁾ Q1, DQ0) | | Next Lock (WPF, DO | c Status ⁽¹⁾ Q1, DQ0) | |
|----------------------|---|-------|----------------------------------|-------------------------------------|-------------------------------|
| Current State | Program/Erase Block Lock Bloc | | After Block Unlock Command | After Block Lock-Down Command | After WPF transition |
| 1,0,0 | yes | 1,0,1 | 1,0,0 | 1,1,1 | 0,0,0 |
| 1,0,1 ⁽²⁾ | no | 1,0,1 | 1,0,0 | 1,1,1 | 0,0,1 |
| 1,1,0 | yes | 1,1,1 | 1,1,0 | 1,1,1 | 0,1,1 |
| 1,1,1 | no | 1,1,1 | 1,1,0 | 1,1,1 | 0,1,1 |
| 0,0,0 | yes | 0,0,1 | 0,0,0 | 0,1,1 | 1,0,0 |
| 0,0,1 ⁽²⁾ | no | 0,0,1 | 0,0,0 | 0,1,1 | 1,0,1 |
| 0,1,1 | no | 0,1,1 | 0,1,1 | 0,1,1 | 1,1,1 or 1,1,0 ⁽³⁾ |

Note: 1. The lock status is defined by the write protect pin and by DQ1 ('1' for a locked-down block) and DQ0 ('1' for a locked block) as read in the Read Electronic Signature command with A1 = V_{IH} and A0 = V_{IL} . 2. All blocks are locked at power-up, so the default configuration is 001 or 101 according to \overline{WPF} status.

^{3.} A WPF transition to V_{IH} on a locked block will restore the previous DQ0 value, giving a 111 or 110.

Flash Status Register

The Status Register provides information on the current or previous Program or Erase operation. The various bits convey information and errors on the operation. To read the Status register the Read Status Register command can be issued, refer to Read Status Register Command section. To output the contents, the Status Register is latched on the falling edge of the Chip Enable or Output Enable signals, and can be read until Chip Enable or Output Enable returns to V_{IH} . Either Chip Enable or Output Enable must be toggled to update the latched data.

Bus Read operations from any address always read the Status Register during Program and Erase operations.

The bits in the Status Register are summarized in Table 11, Status Register Bits. Refer to Table 11 in conjunction with the following text descriptions.

Program/Erase Controller Status (Bit 7). The Program/Erase Controller Status bit indicates whether the Program/Erase Controller is active or inactive. When the Program/Erase Controller Status bit is Low (set to '0'), the Program/Erase Controller is active; when the bit is High (set to '1'), the Program/Erase Controller is inactive, and the device is ready to process a new command.

The Program/Erase Controller Status is Low immediately after a Program/Erase Suspend command is issued until the Program/Erase Controller pauses. After the Program/Erase Controller pauses the bit is High .

During Program, Erase, operations the Program/ Erase Controller Status bit can be polled to find the end of the operation. Other bits in the Status Register should not be tested until the Program/Erase Controller completes the operation and the bit is High.

After the Program/Erase Controller completes its operation the Erase Status, Program Status, V_{PPF} Status and Block Lock Status bits should be tested for errors.

Erase Suspend Status (Bit 6). The Erase Suspend Status bit indicates that an Erase operation has been suspended or is going to be suspended. When the Erase Suspend Status bit is High (set to '1'), a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

The Erase Suspend Status should only be considered valid when the Program/Erase Controller Status bit is High (Program/Erase Controller inactive). Bit 7 is set within 30µs of the Program/Erase Suspend command being issued therefore the memory may still complete the operation rather than entering the Suspend mode.

When a Program/Erase Resume command is issued the Erase Suspend Status bit returns Low.

Erase Status (Bit 5). The Erase Status bit can be used to identify if the memory has failed to verify that the block has erased correctly. When the Erase Status bit is High (set to '1'), the Program/ Erase Controller has applied the maximum number of pulses to the block and still failed to verify that the block has erased correctly. The Erase Status bit should be read once the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

Once set High, the Erase Status bit can only be reset Low by a Clear Status Register command or a hardware reset. If set High it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail.

Program Status (Bit 4). The Program Status bit is used to identify a Program failure. When the Program Status bit is High (set to '1'), the Program/Erase Controller has applied the maximum number of pulses to the byte and still failed to verify that it has programmed correctly. The Program Status bit should be read once the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

Once set High, the Program Status bit can only be reset Low by a Clear Status Register command or a hardware reset. If set High it should be reset before a new command is issued, otherwise the new command will appear to fail.

V_{PPF} Status (Bit 3). The V_{PPF} Status bit can be used to identify an invalid voltage on the V_{PPF} pin during Program and Erase operations. The V_{PPF} pin is only sampled at the beginning of a Program or Erase operation. Indeterminate results can occur if V_{PPF} becomes invalid during an operation.

When the V_{PPF} Status bit is Low (set to '0'), the voltage on the V_{PPF} pin was sampled at a valid voltage; when the V_{PPF} Status bit is High (set to '1'), the V_{PPF} pin has a voltage that is below the V_{PPF} Lockout Voltage, V_{PPLK} , the memory is protected and Program and Erase operations cannot be performed.

Once set High, the V_{PPF} Status bit can only be reset Low by a Clear Status Register command or a hardware reset. If set High it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail.

Program Suspend Status (Bit 2). The Program Suspend Status bit indicates that a Program operation has been suspended. When the Program Suspend Status bit is High (set to '1'), a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command. The Program Suspend Status should only be considered valid when the Pro-

gram/Erase Controller Status bit is High (Program/ Erase Controller inactive). Bit 2 is set within 5µs of the Program/Erase Suspend command being issued therefore the memory may still complete the operation rather than entering the Suspend mode. When a Program/Erase Resume command is issued the Program Suspend Status bit returns Low. Block Protection Status (Bit 1). The Block Protection Status bit can be used to identify if a Program or Erase operation has tried to modify the contents of a locked block.

When the Block Protection Status bit is High (set to '1'), a Program or Erase operation has been attempted on a locked block.

Once set High, the Block Protection Status bit can only be reset Low by a Clear Status Register command or a hardware reset. If set High it should be reset before a new command is issued, otherwise the new command will appear to fail. **Reserved (Bit 0).** Bit 0 of the Status Register is

Note: Refer to Appendix C, Flowcharts and Pseudo Codes, for using the Status Register.

reserved. Its value must be masked.

Table 11. Flash Status Register Bits

| Bit | Name | Logic Level | Definition |
|-----|-----------------------------|-------------|---|
| 7 | D/E C. Status | '1' | Ready |
| 1 | P/E.C. Status | '0' | Busy |
| 6 | _ '1' Suspende | | Suspended |
| 6 | Erase Suspend Status | '0' | In progress or Completed |
| E | France Status | '1' | Erase Error |
| 5 | Erase Status | '0' | Erase Success |
| 4 | Dra gram Ctatus | '1' | Program Error |
| 4 | Program Status | '0' | Program Success |
| 2 | V Ctatus | '1' | V _{PPF} Invalid, Abort |
| 3 | V _{PPF} Status | '0' | V _{PPF} OK |
| 0 | December Courses of Chatter | '1' | Suspended |
| 2 | Program Suspend Status | '0' | In Progress or Completed |
| 4 | Plack Protection Status | '1' | Program/Erase on protected Block, Abort |
| 1 | Block Protection Status | '0' | No operation to protected blocks |
| 0 | Reserved | • | |

Note: Logic level '1' is High, '0' is Low.

SRAM Operations

There are five standard operations that control the SRAM component. These are Bus Read, Bus Write, Standby/Power-down, Data Retention and Output Disable. A summary is shown in Table 2, Main Operation Modes

Read. Read operations are used to output the contents of the SRAM Array.

The SRAM is in Byte Read mode whenever Write Enable, \overline{WS} , is at V_{IH} , Output Enable, \overline{GS} , is at V_{IL} , Chip Enable, $\overline{E1S}$, is at V_{IL} , Chip Enable, E2S, is at V_{IH} , and \overline{UBS} or \overline{LBS} is at V_{IL} .

The SRAM is in Word Read mode whenever Write Enable, \overline{WS} , is at V_{IL} , Output Enable, \overline{GS} , is at V_{IL} , Byte Enable inputs \overline{UBS} and \overline{LBS} are both at V_{IL} and the two Chip Enable inputs, $\overline{E1S}$, and E2S are Don't Care.

Valid data will be available on the output pins after a time of t_{AVQV} after the last stable address. If the Chip Enable or Output Enable access times are not met, data access will be measured from the limiting parameter (t_{E1LQV} , t_{E2HQV} , or t_{GLQV}) rather than the address. Data out may be indeterminate at t_{E1LQX} , t_{E2HQX} and t_{GLQX} , but data lines will always be valid at t_{AVQV} (see Table 20, Figures 14 and 15).

Write. Write operations are used to write data to the SRAM. The SRAM is in Write mode whenever \overline{WS} and $\overline{E1S}$ are at V_{IL} , and $\overline{E2S}$ is at V_{IH} . Either the Chip Enable inputs, $\overline{E1S}$ and $\overline{E2S}$, or the Write Enable input, \overline{WS} , must be deasserted during address transitions for subsequent write cycles.

A Write operation is initiated when $\overline{E1S}$ is at V_{IL} , E2S is at V_{IH} and \overline{WS} is at V_{IL} . The data is latched o the falling edge of E1S, the rising edge of E2S or the falling edge of \overline{WS} , whichever occurs last. The Write cycle is terminated on the rising edge of $\overline{E1S}$, the rising edge of \overline{WS} or the falling edge of E2S, whichever occurs first.

If the Output is enabled ($\overline{E1S}=V_{IL}$, E2S= V_{IH} and $\overline{GS}=V_{IL}$), then \overline{WS} will return the outputs to high impedance within t_{WLQZ} of its falling edge. Care must be taken to avoid bus contention in this type of operation. The Data input must be valid for t_{DVWH} before the rising edge of \overline{W} tite Enable, for t_{DVE1H} before the rising edge of $\overline{E1S}$ or for t_{DVE2L} before the falling edge of $\overline{E2S}$, whichever occurs first, and remain valid for t_{WHDX} , t_{E1HAX} or t_{E2LAX} (see Table 21, Figure 17, 18, 19 and 20).

Standby/Power-Down. The SRAM component has a chip enabled power-down feature which invokes an automatic standby mode (see Table 20 and Figure 16). The SRAM is in Standby mode whenever either Chip Enable is deasserted, $\overline{\text{E1S}}$ at V_{IH} or E2S at V_{II} .

Data Retention. The SRAM data retention performance as V_{DDS} goes down to V_{DR} are described in Table 22, Figures 21 and 22, SRAM Low V_{DDS} Data Retention AC Waveforms, E1S Controlled and SRAM Low V_{DDS} Data Retention AC Waveforms, E2S Controlled, respectively.

Output Disable. The data outputs are high impedance when the Output Enable, \overline{GS} , is at V_{IH} with Write Enable, \overline{WS} , at V_{IH} .

MAXIMUM RATING

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 12. Absolute Maximum Ratings

| Symbol | Parameter | Valu | ie | Unit |
|--------------------------------------|-----------------------------------|-------------|------------------------|-------|
| Symbol | raiametei | Min | Max | Oilit |
| T _A | Ambient Operating Temperature (1) | -40 | 85 | °C |
| T _{BIAS} | Temperature Under Bias | -40 | 125 | °C |
| T _{STG} | Storage Temperature | - 55 | 150 | °C |
| V _{IO} | Input or Output Voltage | -0.5 | V _{DDQF} +0.5 | V |
| V _{DDF} , V _{DDQF} | Flash Supply Voltage | -0.6 | 4.1 | V |
| VPPF | Program Voltage | -0.6 | 13 | V |
| V _{DDS} | SRAM Supply Voltage | -0.5 | 3.6 | V |

Note: 1. Depends on range.

DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in Table 13, Operating and AC Measurement Conditions. Designers should check that the operating conditions


in their circuit match the measurement conditions when relying on the quoted parameters.

The operating and AC measurement parameters given below (see Table 13, Operating and AC Measurement Conditions) are those of the standalone Flash and SRAM devices and some differ from those of the stacked product.

Table 13. Operating and AC Measurement Conditions

| | SR | AM | Flash N | | |
|---------------------------------------|---|----------------------|---------|----------------------|----|
| Parameter | 7 | 0 | 70 | Units | |
| | Min | Max | Min | Max | |
| V _{DDF} Supply Voltage | _ | _ | 2.7 | 3.6 | V |
| V _{DDQF} Supply Voltage | - | _ | 2.7 | 3.6 | V |
| V _{DDS} Supply Voltage | 2.7 | 3.3 | - | _ | V |
| Ambient Operating Temperature | - 40 | 85 | - 40 | 85 | °C |
| Load Capacitance (C _L) | 5 | 0 | 5 | 0 | pF |
| Input Rise and Fall Times | | 3.3 | | 5 | ns |
| Input Pulse Voltages | 0 to V _{DDQF} 0 to V _{DDQF} | | V | | |
| Input and Output Timing Ref. Voltages | V _{DD} | V _{DDQF} /2 | | V _{DDQF} /2 | |

Figure 8. AC Measurement I/O Waveform



Note: V_{DDQ} means V_{DDQF} = V_{DDS}

Figure 9. AC Measurement Load Circuit




Table 14. Device Capacitance

| Symbol | Parameter | Test Condition | Max | Unit |
|------------------|--------------------|--------------------------------|-----|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V, f=1 MHz | 12 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V, f=1 MHz | 16 | pF |

Note: Sampled only, not 100% tested.



Table 15. DC Characteristics

| Symbol | Parameter | Device | Test Condition | Min | Тур | Max | Unit |
|---|--|-----------------|---|-----|----------|----------|------|
| ILI | Input Leakage Current | Flash & SRAM | 0V ≤V _{IN} ≤V _{DDQF} | | | ±2 | μΑ |
| | | Flash | 0V ≤Vout ≤VDDQF, | | | ±10 | μΑ |
| I _{LO} | Output Leakage Current | SRAM | 0V ⊴V _{OUT} ⊴V _{DDQF} , SRAM Outputs Hi-Z | | | ±1 | μA |
| | | Flash | $\overline{\text{EF}} = V_{\text{DDQF}} \pm 0.2V$ $V_{\text{DDQF}} = V_{\text{DDF}} \text{ max}$ | | 15 | 50 | μA |
| I _{DDS} V _{DD} Standby Ci | V _{DD} Standby Current | SRAM | $\label{eq:decomposition} \begin{split} \overline{E1S} &\geq V_{DDS} - 0.3V \\ \text{or } E2S \leq &0.3V \\ V_{IN} &\geq V_{DDS} - 0.3V \text{ or } V_{IN} \leq &0.3V \\ f &= f_{max} \text{ (Address and Data inputs only)} \\ f &= 0 \text{ (\overline{GS}, \overline{WS}, \overline{UBS} and \overline{LBS})} \end{split}$ | | 8 | 25 | μΑ |
| | | | $\overline{E1S} \ge V_{DDS} - 0.3V$ or E2S $\le 0.3V$ $V_{IN} \ge V_{DDS} - 0.3V$ or $V_{IN} \le 0.3V$ $f = 0, V_{DDS} = V_{DDS} \text{ max}$ | | 8 | 25 | μΑ |
| I _{DDD} | Supply Current (Reset) | Flash | RPF = V _{SSF} ± 0.2V | | 15 | 50 | μΑ |
| I _{DD} | Supply Current | SRAM | $V_{OUT} = 0$ mA $f = f_{max} = 1/t_{AVAV}$, CMOS levels $V_{DDS} = V_{DDS}$ max | | 7 | 15 | mA |
| | | | I _{OUT} = 0 mA, f = 1MHz, CMOS Levels | | 1 | 2 | mA |
| I _{DDR} | Supply Current (Read) | Flash | EF = V _{IL} , GF = V _{IH} , f = 5 MHz | | 9 | 18 | mA |
| I _{DDW} | Supply Current | Flash | Program in progress V _{PPF} = 12V ± 5% | | 5 | 10 | mA |
| VODVV | (Program) | riasii | Program in progress VPPF = VDDF | | 10 | 20 | mA |
| l | Supply Current | Flash | Erase in progress V _{PPF} = 12V ± 5% | | 5 | 20 | mA |
| I _{DDE} | (Erase) | гіазіі | Erase in progress V _{PPF} = V _{DDF} | | 10 | 20 | mA |
| I _{DDES} | Supply Current (Program/Erase Suspend) | Flash | EF = V _{DDQF} ± 0.2V, Erase suspended | | 15 | 50 | μA |
| IPP | Program Current | Flash | V _{PPF} > V _{DDF} | | | 400 | μΑ |
| I _{PP1} | (Read or Standby) | 114511 | V _{PPF} ≤V _{DDF} | | 1 | 5 | μΑ |
| I _{PP2} | Program Current (Reset) | Flash | RPF = V _{SSF} ± 0.2V | | 1 | 5 | μΑ |
| lpe: | Program Current | Flash | Program in progress V _{PPF} = 12V ± 5% | | 1 | 10 | mA |
| I _{PPW} | (Program) | riasii | Program in progress V _{PPF} = V _{DDF} | | 1 | 5 | μΑ |
| | | | | | <u> </u> | <u> </u> | 1 |

| Symbol | Parameter | Device | Test Condition | Min | Тур | Max | Unit |
|-------------------|--|-----------------|---|--------------------------|-----|---------------------------|------|
| I _{PPE} | Program Current | Flash | Erase in progress V _{PPF} = 12V ± 5% | | 3 | 10 | mA |
| IPPE | (Erase) | FlaSII | Erase in progress V _{PPF} = V _{DDF} | | 1 | 5 | μΑ |
| V _{IL} | Input Low Voltage | Flash & SRAM | $V_{DDQF} = V_{DDS} \ge 2.7V$ | -0.3 | | 0.8 | V |
| V_{IH} | Input High Voltage | Flash & SRAM | $V_{DDQF} = V_{DDS} \ge 2.7V$ | 0.7V _{DD} QF | | V _{DDQF} +0.4 | ٧ |
| V _{OL} | Output Low Voltage | Flash & SRAM | $V_{DDQF} = V_{DDS} = V_{DD} min$ $I_{OL} = 100 \mu A$ | | | 0.1 | V |
| V _{OH} | Output High Voltage | Flash & SRAM | $V_{DDQF} = V_{DDS} = V_{DD} min$ $I_{OH} = -100\mu A$ | 2.4 | | | V |
| V _{PPL} | Program Voltage (Program or Erase operations) | Flash | | 1.65 | | 3.6 | V |
| V_{PPH} | Program Voltage (Program or Erase operations) | Flash | | 11.4 | | 12.6 | ٧ |
| V _{PPLK} | Program Voltage (Program and Erase lock-out) | Flash | | | | 1 | V |
| V _{LKO} | V _{DDF} Supply Voltage (Program and Erase lock-out) | Flash | | | | 2 | V |




Figure 10. Flash Read Mode AC Waveforms

Table 16. Flash Read AC Characteristics

| Symbol | Alt | Parameter | Flash | Device | Unit | |
|-----------------------|------------------|---|-------|--------|-------|----|
| Syllibol | Ait | raianietei | 70 | 85 | Oilit | |
| t _{AVAV} | t _{RC} | Address Valid to Next Address Valid | Min | 70 | 85 | ns |
| t _{AVQV} | t _{ACC} | Address Valid to Output Valid | Max | 70 | 85 | ns |
| t _{AXQX} (1) | tон | Address Transition to Output Transition | Min | 0 | 0 | ns |
| t _{EHQX} (1) | tон | Chip Enable High to Output Transition | Min | 0 | 0 | ns |
| t _{EHQZ} (1) | t _{HZ} | Chip Enable High to Output Hi-Z | Max | 20 | 20 | ns |
| t _{ELQV} (2) | t _{CE} | Chip Enable Low to Output Valid | Max | 70 | 85 | ns |
| t _{ELQX} (1) | t _{LZ} | Chip Enable Low to Output Transition | Min | 0 | 0 | ns |
| t _{GHQX} (1) | tон | Output Enable High to Output Transition | Min | 0 | 0 | ns |
| t _{GHQZ} (1) | t _{DF} | Output Enable High to Output Hi-Z | Max | 20 | 20 | ns |
| t _{GLQV} (2) | t _{OE} | Output Enable Low to Output Valid | Max | 20 | 20 | ns |
| t _{GLQX} (1) | t _{OLZ} | Output Enable Low to Output Transition | Min | 0 | 0 | ns |

Note: 1. Sampled only, not 100% tested.

^{2.} $\overline{\text{GF}}$ may be delayed by up to t_{ELQV} - t_{GLQV} after the falling edge of $\overline{\text{EF}}$ without increasing t_{ELQV} .




Figure 11. Flash Write AC Waveforms, Write Enable Controlled

Table 17. Flash Write AC Characteristics, Write Enable Controlled

| 0 | 414 | Paramatan. | | Flash | Device | 11-26 | |
|--------------------------|------------------|--|-----|-------|--------|-------|--|
| Symbol | Alt | Parameter | | 70 | 85 | Unit | |
| t _{AVAV} | t _{WC} | Write Cycle Time | Min | 70 | 85 | ns | |
| t _{AVWH} | t _{AS} | Address Valid to Write Enable High | Min | 45 | 45 | ns | |
| t _{DVWH} | t _{DS} | Data Valid to Write Enable High | Min | 45 | 45 | ns | |
| t _{ELWL} | tcs | Chip Enable Low to Write Enable Low | Min | 0 | 0 | ns | |
| t _{ELQV} | | Chip Enable Low to Output Valid | Min | 70 | 85 | ns | |
| t _{QVVPL} (1,2) | | Output Valid to VPPF Low | Min | 0 | 0 | ns | |
| tQVWPL | | Output Valid to Write Protect Low | Min | 0 | 0 | ns | |
| t _{VPHWH} (1) | t _{VPS} | V _{PPF} High to Write Enable High | Min | 200 | 200 | ns | |
| t _{WHAX} | t _{AH} | Write Enable High to Address Transition | Min | 0 | 0 | ns | |
| t _{WHDX} | t _{DH} | Write Enable High to Data Transition | Min | 0 | 0 | ns | |
| t _{WHEH} | t _{CH} | Write Enable High to Chip Enable High | Min | 0 | 0 | ns | |
| t _{WHEL} | | Write Enable High to Chip Enable Low | Min | 25 | 25 | ns | |
| twhgL | | Write Enable High to Output Enable Low | Min | 20 | 20 | ns | |
| t _{WHWL} | t _{WPH} | Write Enable High to Write Enable Low | Min | 25 | 25 | ns | |
| t _{WLWH} | t _{WP} | Write Enable Low to Write Enable High | Min | 45 | 45 | ns | |
| twphwh | | Write Protect High to Write Enable High | Min | 45 | 45 | ns | |

Note: 1. Sampled only, not 100% tested.

^{2.} Applicable if V_{PPF} is seen as a logic input (V_{PPF} < 3.6V).




Table 18. Flash Write AC Characteristics, Chip Enable Controlled

| Completel | A 14 | Banamatan | Flash | Device | 11!4 | |
|--------------------------|------------------|---|-------|--------|------|------|
| Symbol | Alt | Parameter | | 70 | 85 | Unit |
| t _{AVAV} | t _{WC} | Write Cycle Time | Min | 70 | 85 | ns |
| t _{AVEH} | t _{AS} | Address Valid to Chip Enable High | Min | 45 | 45 | ns |
| t _{DVEH} | t _{DS} | Data Valid to Chip Enable High | Min | 45 | 45 | ns |
| t _{EHAX} | t _{AH} | Chip Enable High to Address Transition | Min | 0 | 0 | ns |
| t _{EHDX} | t _{DH} | Chip Enable High to Data Transition | Min | 0 | 0 | ns |
| tehel | tcph | Chip Enable High to Chip Enable Low | Min | 25 | 25 | ns |
| tEHGL | | Chip Enable High to Output Enable Low | Min | 25 | 25 | ns |
| tehwh | t _{WH} | Chip Enable High to Write Enable High | Min | 0 | 0 | ns |
| teleh | t _{CP} | Chip Enable Low to Chip Enable High | Min | 45 | 45 | ns |
| t _{ELQV} | | Chip Enable Low to Output Valid | Min | 70 | 85 | ns |
| t _{QVVPL} (1,2) | | Output Valid to V _{PPF} Low | Min | 0 | 0 | ns |
| t _{QVWPL} | | Data Valid to Write Protect Low | Min | 0 | 0 | ns |
| t _{VPHEH} (1) | t _{VPS} | V _{PPF} High to Chip Enable High | Min | 200 | 200 | ns |
| t _{WLEL} | t _{CS} | Write Enable Low to Chip Enable Low | Min | 0 | 0 | ns |
| twpheh | | Write Protect High to Chip Enable High | Min | 45 | 45 | ns |

Note: 1. Sampled only, not 100% tested.
2. Applicable if V_{PPF} is seen as a logic input (V_{PPF} < 3.6V).

Figure 13. Flash Power-Up and Reset AC Waveforms





Table 19. Flash Power-Up and Reset AC Characteristics

| Symbol | Parameter | Test Condi | Flash | Unit | | |
|-------------------------|---|--------------------------------|-------|------|------|----|
| Symbol | raiametei | rest Condi | 70 | 85 | Onit | |
| t _{PHWL} | Reset High to Write Enable Low, Chip Enable Low, Output Enable Low | During Program and Erase | Min | 50 | 50 | μs |
| tPHGL | | others | Min | 30 | 30 | ns |
| t _{PLPH} (1,2) | Reset Low to Reset High | | Min | 100 | 100 | ns |
| t _{VDHPH} (3) | Supply Voltages High to Reset High | | Min | 50 | 50 | μs |


- Note: 1. The device Reset is possible but not guaranteed if tpLpH < 100ns.
 2. Sampled only, not 100% tested.
 3. It is important to assert RPF in order to allow proper CPU initialization during power up or reset.

Figure 14. SRAM Read Mode AC Waveforms, Address Controlled with $\overline{\text{UBS}} = \overline{\text{LBS}} = V_{\text{IL}}$



Note: $\overline{E1S}$ = Low, $\overline{E2S}$ = High, \overline{GS} = Low, \overline{WS} = High.

Figure 15. SRAM Read AC Waveforms, GS Controlled



Note: Write Enable (\overline{WS}) = High. Address Valid prior to or at the same time as $\overline{E1S}$ goes Low and E2S goes High.

Figure 16. SRAM Standby AC Waveforms





Table 20. SRAM Read AC Characteristics

| Symbol | Alt | Parameter | SR | AM | Unit |
|--|-------------------|---|-----|-----|------|
| Symbol | Ait | Farameter | Min | Max | Onit |
| t _{AVAV} | t _{RC} | Read Cycle Time | 70 | | ns |
| t _{AVQV} | t _{ACC} | Address Valid to Output Valid | | 70 | ns |
| t _{AXQX} | tон | Address Transition to Output Transition | 10 | | ns |
| t _{E1HQZ} | t _{CHZ1} | Chip Enable 1 High to Output Hi-Z | | 25 | ns |
| t _{E1LQV} t _{E2HQV} | t _{ACS1} | Chip Enable 1 Low or Chip Enable 2 High to Output Valid | | 70 | ns |
| t _{E1LQX} t _{E2HQX} | t _{CLZ1} | Chip Enable 1 Low to Output Transition | 10 | | ns |
| t _{GHQZ} | t _{OHZ} | Output Enable High to Output Hi-Z | | 25 | ns |
| t _{GLQV} | t _{OE} | Output Enable Low to Output Valid | | 35 | ns |
| t _{GLQX} | t _{OLZ} | Output Enable Low to Output Transition | 5 | | ns |
| t _{PD} ⁽¹⁾ | | Chip Enable 1 High or Chip Enable 2 Low to Power Down | | 70 | ns |
| t _{PU} ⁽¹⁾ | | Chip Enable 1 Low or Chip Enable 2 High to Power Up | 0 | | ns |

Note: 1. Sampled only. Not 100% tested.

Figure 17. SRAM Write AC Waveforms, $\overline{\text{E1}}_{\text{S}}$ or E2S Controlled



Note: 1. DQ0-DQ15 are high impedance if $\overline{GS} = V_{IH}$.

2. If E1S or E2S and WS are deasserted at the same time, DQ0-DQ15 remain high impedance.




Figure 18. SRAM Write AC Waveforms, WS Controlled, GS High during Write

Note: 1. DQ0-DQ15 are high impedance if $\overline{GS} = V_{IH}$.

2. If E1S or E2s and WS are deasserted at the same time, DQ0-DQ15 remain high impedance.




Figure 19. SRAM Write AC Waveforms, $\overline{\text{WS}}$ Controlled with $\overline{\text{GS}}$ Low

Note: 1. If $\overline{\text{E1S}}$, E2S and $\overline{\text{WS}}$ are deasserted at the same time, DQ0-DQ15 remain high impedance.

2. The minimum write cycle time (t_{AVAV}) is the sum of t_{WLQZ} and t_{DVWH} .

3. During this period, the I/O pins are in output mode and input signals should not be applied.




Figure 20. SRAM Write Cycle Waveform, UBS and LBS Controlled GS Low,

Note: 1. During this period, the I/O pins are in output mode and input signals should not be applied.

Table 21. SRAM Write AC Characteristics

| Cumbal | Alt | Dorometer | SRAM | | Unit |
|--|------------------|--|------|-----|------|
| Symbol | Alt | Parameter | Min | Max | Unit |
| t _{AVAV} | t _{WC} | Write Cycle Time | 70 | | ns |
| t _{AVE1L} , t _{AVE2H} , t _{AVWL} , | t _{AS} | Address Valid to Beginning of Write | 0 | | ns |
| t _{AVE1H} , t _{AVE2L} t _{AVBH} | t _{AW} | Address Valid to Chip Enable 1 Low or Chip Enable 2 High | 60 | | ns |
| t _{AVWH} | t _{AW} | Address Valid to Write Enable High | 60 | | ns |
| t _{BLBH} | t _{BW} | UBS, LBS Low to UBS, LBS High | 60 | | ns |
| t _{DVE1H} , t _{DVE2L} , t _{DVWH} t _{DVBH} | t _{DW} | Input Valid to End of Write | 30 | | ns |
| t _{E1HAX} , t _{E2LAX} , t _{WHAX} | t _{WR} | End of Write to Address Change | 0 | | ns |
| t _{E1HDZ} , t _{E2LDZ} , t _{WHDZ} t _{BHDZ} | t _{HD} | Address Transition to End of Write | 0 | | ns |
| t _{E1LE1H,} t _{E1LWH} | t _{CW1} | Chip Enable 1 Low to End of Write | 60 | | ns |
| t _{E2HE2L} , t _{E2HWH} | t _{CW2} | Chip Enable 2 High to End of Write | 60 | | ns |
| t _{GHQZ} | t _{GHZ} | Output Enable High to Output Hi-Z | | 25 | ns |
| t _{WHQX} t _{BHQX} | t _{DH} | Write Enable High to Input Transition | 10 | | ns |
| t _{WLQZ} | t _{WHZ} | Write Enable Low to Output Hi-Z | | 20 | ns |
| tWLWH tWLE1H tWLE2L | twp | Write Enable Pulse Width | 50 | | ns |

Figure 21. SRAM Low V_{DDS} Data Retention AC Waveforms, E1S Controlled




Figure 22. SRAM Low V_{DDS} Data Retention AC Waveforms, E2S Controlled





Table 22. SRAM Low V_{DDS} Data Retention Characteristic

| Symbol | Parameter | Test Condition | Min | Тур | Max | Unit |
|-------------------|---------------------------------|--|-----|-----|-----|------|
| I _{DDDR} | Supply Current (Data Retention) | V_{DDS} = 1.5V, $\overline{E1S} \ge V_{DDS} - 0.3V$, $V_{IN} \ge V_{DDS} - 0.3V$ or $V_{IN} \le 0.3V$ No input may exceed $V_{DDS} + 0.3V$ | | 4 | 20 | μA |
| V _{DR} | Supply Voltage (Data Retention) | | 1.5 | | 3.3 | V |
| t _{CDR} | Chip Disable to Power Down | | 0 | | | ns |
| t _R | Operation Recovery Time | | 70 | | | ns |

Note: 1. Sampled only. Not 100% tested.

PACKAGE MECHANICAL

Figure 23. Stacked LFBGA66 12x8mm, 8x8 array, 0.8mm pitch, Bottom View Package Outline



Note: Drawing is not to scale.

Table 23. Stacked LFBGA66, 12x8mm, 8x8 ball array, 0.8mm pitch, Package Mechanical Data

| Symbol | | millimeters | | | inches | | |
|--------|--------|-------------|-------|--------|--------|--------|--|
| Symbol | Тур | Min | Max | Тур | Min | Max | |
| Α | | | 1.400 | | | 0.0551 | |
| A1 | | 0.300 | | | 0.0118 | | |
| A2 | | | 1.100 | | | 0.0433 | |
| b | 0.400 | 0.300 | 0.500 | 0.0157 | 0.0118 | 0.0197 | |
| D | 12.000 | _ | _ | 0.4724 | _ | _ | |
| D1 | 5.600 | _ | - | 0.2205 | _ | _ | |
| D2 | 8.800 | _ | _ | 0.3465 | _ | _ | |
| ddd | | | 0.100 | | | 0.0039 | |
| E | 8.000 | _ | _ | 0.3150 | _ | _ | |
| E1 | 5.600 | _ | _ | 0.2205 | _ | _ | |
| е | 0.800 | _ | _ | 0.0315 | _ | _ | |
| FD | 1.600 | _ | _ | 0.0630 | _ | _ | |
| FE | 1.200 | _ | _ | 0.0472 | _ | _ | |
| SD | 0.400 | _ | _ | 0.0157 | _ | _ | |
| SE | 0.400 | _ | _ | 0.0157 | _ | _ | |


Al90172b 12 Ξ 10 6 ∞ 9 2 0 ⋖ В O Ω ш വ I

Figure 24. Stacked LFBGA66 Daisy Chain - Package Connections (Top view through package)

AI90173b 12 7 END 10 6 ∞ 9 2 START POINT ⋖ В ပ Ω ш ட ტ I

Figure 25. Stacked LFBGA66 Daisy Chain - PCB Connections proposal (Top view through package)


PART NUMBERING



T = Tape & Reel packing

Devices are shipped from the factory with the memory content bits erased to '1'.

Table 25. Daisy Chain Ordering Scheme



T = Tape & Reel Packing

For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.



APPENDIX A. FLASH MEMORY BLOCK ADDRESS TABLES

Table 26. Top Boot Block Addresses, M36W832TE

| # | Size (KWord) | Address Range |
|----|-----------------|---------------|
| 0 | 4 | 1FF000-1FFFFF |
| 1 | 4 | 1FE000-1FEFFF |
| 2 | 4 | 1FD000-1FDFFF |
| 3 | 4 | 1FC000-1FCFFF |
| 4 | 4 | 1FB000-1FBFFF |
| 5 | 4 | 1FA000-1FAFFF |
| 6 | 4 | 1F9000-1F9FFF |
| 7 | 4 | 1F8000-1F8FFF |
| 8 | 32 | 1F0000-1F7FFF |
| 9 | 32 | 1E8000-1EFFFF |
| 10 | 32 | 1E0000-1E7FFF |
| 11 | 32 | 1D8000-1DFFFF |
| 12 | 32 | 1D0000-1D7FFF |
| 13 | 32 | 1C8000-1CFFFF |
| 14 | 32 | 1C0000-1C7FFF |
| 15 | 32 | 1B8000-1BFFFF |
| 16 | 32 | 1B0000-1B7FFF |
| 17 | 32 | 1A8000-1AFFFF |
| 18 | 32 | 1A0000-1A7FFF |
| 19 | 32 | 198000-19FFFF |
| 20 | 32 | 190000-197FFF |
| 21 | 32 | 188000-18FFFF |
| 22 | 32 | 180000-187FFF |
| 23 | 32 | 178000-17FFFF |
| 24 | 32 | 170000-177FFF |
| 25 | 32 | 168000-16FFFF |
| 26 | 32 | 160000-167FFF |
| 27 | 32 | 158000-15FFFF |
| 28 | 32 | 150000-157FFF |
| 29 | 32 | 148000-14FFFF |
| 30 | 32 | 140000-147FFF |
| 31 | 32 | 138000-13FFFF |
| 32 | 32 | 130000-137FFF |
| 33 | 32 | 128000-12FFFF |

| 34 32 120000-127FFF 35 32 118000-11FFFF 36 32 110000-117FFF 37 32 108000-10FFFF 38 32 100000-17FFF 40 32 0F8000-0FFFF 41 32 0E8000-0EFFFF 42 32 0E0000-0FFFF 43 32 0D8000-0DFFFF 44 32 0D0000-0TFFF 45 32 0C8000-0CFFFF 46 32 0C8000-0FFFF 47 32 0B8000-0BFFF 48 32 0B0000-0BFFF 49 32 0A8000-0AFFF 50 32 0A8000-0FFFF 51 32 098000-09FFF 53 32 098000-09FFF 53 32 078000-07FFF 54 32 078000-07FFF 55 32 078000-07FFF 56 32 078000-07FFF 57 32 068000-06FFF | | | |
|---|----|----|---------------|
| 36 32 110000-117FFF 37 32 108000-10FFFF 38 32 100000-107FFF 39 32 0F8000-0FFFF 40 32 0F00000-0FFFF 41 32 0E8000-0EFFF 42 32 0E0000-0FFFF 43 32 0D8000-0DFFF 44 32 0D0000-0FFFF 45 32 0C8000-0FFFF 46 32 0C0000-0FFFF 47 32 0B8000-0BFFFF 48 32 0B0000-0BFFFF 49 32 0A8000-0AFFFF 50 32 0A0000-0AFFFF 51 32 098000-09FFFF 52 32 090000-09FFFF 53 32 088000-08FFFF 54 32 088000-08FFFF 53 32 078000-07FFF 54 32 078000-07FFF 55 32 078000-07FFF 56 32 058000-05FFF< | 34 | 32 | 120000-127FFF |
| 37 32 108000-10FFFF 38 32 100000-107FFF 39 32 0F8000-0FFFF 40 32 0F00000-FFFF 41 32 0E8000-0EFFF 42 32 0E0000-0DFFFF 43 32 0D8000-0DFFFF 44 32 0C8000-0CFFFF 46 32 0C0000-0CFFFF 47 32 0B8000-0BFFF 48 32 0B0000-0BFFF 49 32 0A8000-0AFFF 50 32 0A0000-0AFFF 51 32 098000-09FFF 51 32 098000-09FFF 53 32 088000-08FFF 54 32 078000-07FFF 55 32 078000-07FFF 56 32 070000-07FFF 57 32 068000-06FFF 58 32 058000-05FFF 60 32 058000-05FFF 61 32 048000-04FFF | 35 | 32 | 118000-11FFFF |
| 38 32 100000-107FFF 39 32 0F8000-0FFFF 40 32 0F00000-FFFF 41 32 0E8000-0EFFF 42 32 0E0000-0DFFF 43 32 0D8000-0DFFF 44 32 0D0000-0DFFF 45 32 0C8000-0EFFF 46 32 0C0000-0EFFF 47 32 0B8000-0BFFF 48 32 0B0000-0BFFF 49 32 0A8000-0AFFF 50 32 0A0000-0AFFF 51 32 098000-09FFF 52 32 090000-09FFF 53 32 088000-08FFF 54 32 080000-08FFF 55 32 078000-07FFF 56 32 070000-07FFF 57 32 068000-06FFF 58 32 058000-05FFF 60 32 058000-05FFF 61 32 058000-05FFF </td <td>36</td> <td>32</td> <td>110000-117FFF</td> | 36 | 32 | 110000-117FFF |
| 39 32 0F8000-0FFFFF 40 32 0F00000-FFFF 41 32 0E8000-0EFFF 42 32 0E0000-0EFFF 43 32 0D8000-0DFFFF 44 32 0D0000-0CFFFF 45 32 0C8000-0CFFFF 46 32 0C0000-0CFFFF 47 32 0B8000-0BFFF 48 32 0B0000-0BFFF 49 32 0A8000-0AFFF 50 32 0A0000-0AFFF 51 32 098000-09FFF 52 32 090000-09FFF 53 32 088000-08FFF 54 32 088000-08FFF 54 32 078000-07FFF 55 32 078000-07FFF 56 32 070000-07FFF 57 32 068000-06FFF 58 32 058000-05FFF 60 32 058000-05FFF 61 32 048000-04FFF | 37 | 32 | 108000-10FFFF |
| 40 32 0F00000-F7FFF 41 32 0E8000-0EFFFF 42 32 0E0000-0E7FFF 43 32 0D8000-0DFFFF 44 32 0D0000-0C7FFF 45 32 0C8000-0C7FFF 46 32 0C0000-0C7FFF 47 32 0B8000-0BFFF 48 32 0B0000-0BFFF 49 32 0A8000-0AFFF 50 32 0A0000-0AFFF 51 32 098000-09FFF 52 32 090000-09FFF 53 32 088000-08FFF 54 32 080000-08FFF 55 32 078000-07FFF 56 32 078000-07FFF 57 32 068000-06FFF 58 32 058000-05FFF 60 32 058000-05FFF 61 32 048000-04FFF 62 32 040000-047FFF 63 32 038000-03FFF | 38 | 32 | 100000-107FFF |
| 41 32 0E8000-0EFFFF 42 32 0E0000-0E7FFF 43 32 0D8000-0DFFFF 44 32 0D0000-0D7FFF 45 32 0C8000-0CFFFF 46 32 0C0000-0BFFFF 47 32 0B8000-0BFFFF 48 32 0B0000-0BFFFF 49 32 0A8000-0AFFFF 50 32 0A0000-0AFFFF 51 32 098000-09FFFF 52 32 090000-09FFFF 53 32 088000-08FFFF 54 32 080000-08FFFF 55 32 078000-07FFFF 56 32 070000-07FFFF 57 32 068000-06FFFF 59 32 058000-05FFFF 60 32 058000-05FFFF 61 32 048000-04FFF 62 32 040000-047FFF 63 32 038000-03FFFF 64 32 0380 | 39 | 32 | 0F8000-0FFFFF |
| 42 32 0E0000-0E7FFF 43 32 0D8000-0DFFFF 44 32 0D0000-0D7FFF 45 32 0C8000-0CFFFF 46 32 0C0000-0BFFFF 47 32 0B8000-0BFFFF 48 32 0B0000-0BFFF 49 32 0A8000-0AFFF 50 32 0A0000-0A7FFF 51 32 098000-09FFF 52 32 090000-097FFF 53 32 088000-08FFF 54 32 080000-087FFF 55 32 078000-07FFF 56 32 078000-07FFF 57 32 068000-06FFF 58 32 068000-05FFF 59 32 058000-05FFF 60 32 058000-05FFF 61 32 048000-04FFF 62 32 040000-047FFF 63 32 038000-03FFF 64 32 038000-03FFF <td>40</td> <td>32</td> <td>0F00000-F7FFF</td> | 40 | 32 | 0F00000-F7FFF |
| 43 32 0D8000-0DFFFF 44 32 0D0000-0D7FFF 45 32 0C8000-0CFFFF 46 32 0C0000-0C7FFF 47 32 0B8000-0BFFFF 48 32 0B0000-0B7FFF 49 32 0A8000-0AFFF 50 32 0A0000-0A7FFF 51 32 098000-09FFF 52 32 090000-09FFF 53 32 088000-08FFF 54 32 080000-08FFF 55 32 078000-07FFF 56 32 070000-07FFF 57 32 068000-06FFF 58 32 060000-067FFF 59 32 058000-05FFF 60 32 050000-057FFF 61 32 048000-04FFF 62 32 040000-047FFF 63 32 038000-03FFF 64 32 038000-03FFF 65 32 028000-02FFF <td>41</td> <td>32</td> <td>0E8000-0EFFFF</td> | 41 | 32 | 0E8000-0EFFFF |
| 44 32 0D0000-0D7FFF 45 32 0C8000-0CFFFF 46 32 0C0000-0C7FFF 47 32 0B8000-0BFFF 48 32 0B0000-0B7FF 49 32 0A8000-0AFFF 50 32 0A0000-0A7FFF 51 32 098000-09FFF 52 32 090000-097FFF 53 32 088000-08FFF 54 32 080000-087FF 55 32 078000-07FFF 56 32 070000-07FFF 57 32 068000-06FFF 59 32 058000-05FFF 60 32 050000-05FFF 61 32 048000-04FFF 62 32 048000-04FFF 63 32 038000-03FFF 64 32 038000-03FFF 65 32 028000-02FFFF 66 32 028000-02FFFF 67 32 018000-01FFF | 42 | 32 | 0E0000-0E7FFF |
| 45 32 0C8000-0CFFFF 46 32 0C0000-0C7FFF 47 32 0B8000-0BFFFF 48 32 0B0000-0B7FFF 49 32 0A8000-0AFFFF 50 32 0A0000-0A7FFF 51 32 098000-09FFF 52 32 090000-097FFF 53 32 088000-08FFF 54 32 080000-087FFF 55 32 078000-07FFF 56 32 070000-07FFF 57 32 068000-06FFFF 58 32 058000-05FFF 60 32 058000-05FFF 61 32 048000-04FFF 62 32 040000-04FFF 63 32 038000-03FFF 64 32 038000-03FFF 65 32 028000-02FFF 66 32 028000-02FFF 67 32 018000-01FFF 68 32 010000-01FFF <td>43</td> <td>32</td> <td>0D8000-0DFFFF</td> | 43 | 32 | 0D8000-0DFFFF |
| 46 32 0C0000-0C7FFF 47 32 0B8000-0BFFFF 48 32 0B0000-0AFFFF 49 32 0A8000-0AFFFF 50 32 0A0000-0AFFFF 51 32 098000-09FFF 52 32 090000-09FFF 53 32 088000-08FFF 54 32 080000-08FFF 55 32 078000-07FFF 56 32 070000-07FFF 57 32 068000-06FFF 58 32 058000-05FFF 60 32 058000-05FFF 61 32 048000-04FFF 62 32 040000-04FFF 63 32 038000-03FFF 64 32 038000-03FFF 65 32 028000-02FFF 66 32 028000-02FFF 67 32 018000-01FFF 68 32 010000-01FFF 69 32 008000-00FFFF | 44 | 32 | 0D0000-0D7FFF |
| 47 32 0B8000-0BFFF 48 32 0B0000-0B7FF 49 32 0A8000-0AFFF 50 32 0A0000-0A7FFF 51 32 098000-09FFF 52 32 090000-097FFF 53 32 088000-08FFF 54 32 080000-08FFF 55 32 078000-07FFF 56 32 070000-07FFF 57 32 068000-06FFF 58 32 060000-06FFF 59 32 058000-05FFF 60 32 050000-05FFF 61 32 048000-04FFF 62 32 040000-047FFF 63 32 038000-03FFF 64 32 038000-03FFF 65 32 028000-02FFF 66 32 028000-02FFF 67 32 018000-01FFF 68 32 010000-017FFF 69 32 008000-00FFFF | 45 | 32 | 0C8000-0CFFFF |
| 48 32 0B0000-0B7FFF 49 32 0A8000-0AFFFF 50 32 0A0000-0A7FFF 51 32 098000-09FFFF 52 32 090000-097FFF 53 32 088000-08FFFF 54 32 080000-07FFF 55 32 078000-07FFF 56 32 070000-07FFF 57 32 068000-06FFF 58 32 060000-06FFF 59 32 058000-05FFF 60 32 050000-057FF 61 32 048000-04FFF 62 32 040000-047FF 63 32 038000-03FFF 64 32 038000-03FFF 65 32 028000-02FFF 66 32 028000-02FFF 67 32 018000-01FFF 68 32 010000-017FFF 69 32 008000-00FFFF | 46 | 32 | 0C0000-0C7FFF |
| 49 32 0A8000-0AFFF 50 32 0A0000-0A7FFF 51 32 098000-09FFF 52 32 090000-097FFF 53 32 088000-08FFF 54 32 080000-087FFF 55 32 078000-07FFF 56 32 070000-07FFF 57 32 068000-06FFF 58 32 060000-06FFF 59 32 058000-05FFF 60 32 050000-057FF 61 32 048000-04FFF 62 32 040000-047FF 63 32 038000-03FFF 64 32 030000-037FFF 65 32 028000-02FFFF 66 32 020000-027FFF 67 32 018000-01FFFF 68 32 010000-017FFF 69 32 008000-00FFFF | 47 | 32 | 0B8000-0BFFFF |
| 50 32 0A0000-0A7FFF 51 32 098000-09FFFF 52 32 090000-097FFF 53 32 088000-08FFFF 54 32 080000-08FFF 55 32 078000-07FFF 56 32 070000-07FFF 57 32 068000-06FFF 58 32 060000-067FFF 59 32 058000-05FFF 60 32 050000-057FF 61 32 048000-04FFF 62 32 040000-047FFF 63 32 038000-03FFF 64 32 038000-03FFF 65 32 028000-02FFF 66 32 028000-02FFF 67 32 018000-01FFF 68 32 010000-017FFF 69 32 008000-00FFFF | 48 | 32 | 0B0000-0B7FFF |
| 51 32 098000-09FFF 52 32 090000-097FFF 53 32 088000-08FFF 54 32 080000-07FFF 55 32 078000-07FFF 56 32 070000-07FFF 57 32 068000-06FFF 58 32 060000-067FFF 59 32 058000-05FFF 60 32 050000-057FFF 61 32 048000-04FFF 62 32 040000-047FFF 63 32 038000-03FFF 64 32 030000-037FFF 65 32 028000-02FFFF 66 32 020000-027FFF 67 32 018000-01FFFF 68 32 010000-017FFF 69 32 008000-00FFFF | 49 | 32 | 0A8000-0AFFFF |
| 52 32 090000-097FFF 53 32 088000-08FFFF 54 32 080000-087FFF 55 32 078000-07FFF 56 32 070000-07FFF 57 32 068000-06FFF 58 32 060000-06FFF 59 32 058000-05FFF 60 32 050000-057FF 61 32 048000-04FFF 62 32 040000-047FF 63 32 038000-03FFF 64 32 030000-037FFF 65 32 028000-02FFF 66 32 020000-027FFF 67 32 018000-01FFF 68 32 010000-017FFF 69 32 008000-00FFFF | 50 | 32 | 0A0000-0A7FFF |
| 53 32 088000-08FFF 54 32 080000-087FFF 55 32 078000-07FFF 56 32 070000-077FFF 57 32 068000-06FFF 58 32 060000-05FFF 59 32 058000-05FFF 60 32 050000-057FF 61 32 048000-04FFF 62 32 040000-047FF 63 32 038000-03FFF 64 32 030000-037FFF 65 32 028000-02FFFF 66 32 020000-027FFF 67 32 018000-01FFFF 68 32 010000-017FFF 69 32 008000-00FFFF | 51 | 32 | 098000-09FFFF |
| 54 32 080000-087FFF 55 32 078000-07FFFF 56 32 070000-077FFF 57 32 068000-06FFFF 58 32 060000-067FFF 59 32 058000-05FFFF 60 32 050000-057FFF 61 32 048000-04FFFF 62 32 040000-047FFF 63 32 038000-03FFFF 64 32 030000-037FFF 65 32 028000-02FFFF 66 32 020000-027FFF 67 32 018000-01FFFF 68 32 010000-017FFF 69 32 008000-00FFFF | 52 | 32 | 090000-097FFF |
| 55 32 078000-07FFF 56 32 070000-077FFF 57 32 068000-06FFF 58 32 060000-05FFF 59 32 058000-05FFF 60 32 050000-057FF 61 32 048000-04FFF 62 32 040000-047FF 63 32 038000-03FFF 64 32 030000-037FFF 65 32 028000-02FFFF 66 32 020000-027FFF 67 32 018000-01FFFF 68 32 010000-017FFF 69 32 008000-00FFFF | 53 | 32 | 088000-08FFFF |
| 56 32 070000-077FFF 57 32 068000-06FFFF 58 32 060000-067FFF 59 32 058000-05FFFF 60 32 050000-057FFF 61 32 048000-04FFF 62 32 040000-047FFF 63 32 038000-03FFFF 64 32 030000-037FFF 65 32 028000-02FFFF 66 32 020000-027FFF 67 32 018000-01FFFF 68 32 010000-017FFF 69 32 008000-00FFFF | 54 | 32 | 080000-087FFF |
| 57 32 068000-06FFF 58 32 060000-067FFF 59 32 058000-05FFF 60 32 050000-057FFF 61 32 048000-04FFF 62 32 040000-047FF 63 32 038000-03FFF 64 32 030000-037FFF 65 32 028000-02FFF 66 32 020000-027FFF 67 32 018000-01FFFF 68 32 010000-017FFF 69 32 008000-00FFFF | 55 | 32 | 078000-07FFFF |
| 58 32 060000-067FFF 59 32 058000-05FFFF 60 32 050000-057FFF 61 32 048000-04FFF 62 32 040000-047FFF 63 32 038000-03FFFF 64 32 030000-037FFF 65 32 028000-02FFFF 66 32 020000-027FFF 67 32 018000-01FFFF 68 32 010000-017FFF 69 32 008000-00FFFF | 56 | 32 | 070000-077FFF |
| 59 32 058000-05FFFF 60 32 050000-057FFF 61 32 048000-04FFF 62 32 040000-047FFF 63 32 038000-03FFF 64 32 030000-037FFF 65 32 028000-02FFFF 66 32 020000-027FFF 67 32 018000-01FFFF 68 32 010000-017FFF 69 32 008000-00FFFF | 57 | 32 | 068000-06FFFF |
| 60 32 050000-057FFF 61 32 048000-04FFFF 62 32 040000-047FFF 63 32 038000-03FFFF 64 32 030000-037FFF 65 32 028000-02FFFF 66 32 020000-027FFF 67 32 018000-01FFFF 68 32 010000-017FFF 69 32 008000-00FFFF | 58 | 32 | 060000-067FFF |
| 61 32 048000-04FFF 62 32 040000-047FFF 63 32 038000-03FFFF 64 32 030000-037FFF 65 32 028000-02FFFF 66 32 020000-027FFF 67 32 018000-01FFFF 68 32 010000-017FFF 69 32 008000-00FFFF | 59 | 32 | 058000-05FFFF |
| 62 32 040000-047FFF 63 32 038000-03FFFF 64 32 030000-037FFF 65 32 028000-02FFFF 66 32 020000-027FFF 67 32 018000-01FFFF 68 32 010000-017FFF 69 32 008000-00FFFF | 60 | 32 | 050000-057FFF |
| 63 32 038000-03FFFF 64 32 030000-037FFF 65 32 028000-02FFFF 66 32 020000-027FFF 67 32 018000-01FFFF 68 32 010000-017FFF 69 32 008000-00FFFF | 61 | 32 | 048000-04FFFF |
| 64 32 030000-037FFF 65 32 028000-02FFFF 66 32 020000-027FFF 67 32 018000-01FFFF 68 32 010000-017FFF 69 32 008000-00FFFF | 62 | 32 | 040000-047FFF |
| 65 32 028000-02FFFF 66 32 020000-027FFF 67 32 018000-01FFFF 68 32 010000-017FFF 69 32 008000-00FFFF | 63 | 32 | 038000-03FFFF |
| 66 32 020000-027FFF 67 32 018000-01FFFF 68 32 010000-017FFF 69 32 008000-00FFFF | 64 | 32 | 030000-037FFF |
| 67 32 018000-01FFFF 68 32 010000-017FFF 69 32 008000-00FFFF | 65 | 32 | 028000-02FFFF |
| 68 32 010000-017FFF 69 32 008000-00FFFF | 66 | 32 | 020000-027FFF |
| 69 32 008000-00FFFF | 67 | 32 | 018000-01FFFF |
| | 68 | 32 | 010000-017FFF |
| 70 32 000000-007FFF | 69 | 32 | 008000-00FFFF |
| | 70 | 32 | 000000-007FFF |

Table 27. Bottom Boot Block Addresses, M36W832BE

| # | Size (KWord) | Address Range |
|----|-----------------|---------------|
| 70 | 32 | 1F8000-1FFFFF |
| 69 | 32 | 1F0000-1F7FFF |
| 68 | 32 | 1E8000-1EFFFF |
| 67 | 32 | 1E0000-1E7FFF |
| 66 | 32 | 1D8000-1DFFFF |
| 65 | 32 | 1D0000-1D7FFF |
| 64 | 32 | 1C8000-1CFFFF |
| 63 | 32 | 1C0000-1C7FFF |
| 62 | 32 | 1B8000-1BFFFF |
| 61 | 32 | 1B0000-1B7FFF |
| 60 | 32 | 1A8000-1AFFFF |
| 59 | 32 | 1A0000-1A7FFF |
| 58 | 32 | 198000-19FFFF |
| 57 | 32 | 190000-197FFF |
| 56 | 32 | 188000-18FFFF |
| 55 | 32 | 180000-187FFF |
| 54 | 32 | 178000-17FFFF |
| 53 | 32 | 170000-177FFF |
| 52 | 32 | 168000-16FFFF |
| 51 | 32 | 160000-167FFF |
| 50 | 32 | 158000-15FFFF |
| 49 | 32 | 150000-157FFF |
| 48 | 32 | 148000-14FFFF |
| 47 | 32 | 140000-147FFF |
| 46 | 32 | 138000-13FFFF |
| 45 | 32 | 130000-137FFF |
| 44 | 32 | 128000-12FFFF |
| 43 | 32 | 120000-127FFF |
| 42 | 32 | 118000-11FFFF |
| 41 | 32 | 110000-117FFF |
| 40 | 32 | 108000-10FFFF |
| 39 | 32 | 100000-107FFF |
| 38 | 32 | 0F8000-0FFFFF |
| 37 | 32 | 0F0000-0F7FFF |

| 36 | 32 | 0E8000-0EFFFF |
|----|----|---------------------------------------|
| 35 | 32 | 0E0000-0E7FFF |
| 34 | 32 | 0D8000-0DFFFF |
| 33 | 32 | 0D0000-0D7FFF |
| 32 | 32 | 0C8000-0CFFFF |
| 31 | 32 | 0C0000-0C7FFF |
| 30 | 32 | 0B8000-0BFFFF |
| 29 | 32 | 0B0000-0B7FFF |
| 28 | 32 | 0A8000-0AFFFF |
| 27 | 32 | 0A0000-0A7FFF |
| 26 | 32 | 098000-09FFFF |
| 25 | 32 | 090000-097FFF |
| 24 | 32 | 088000-08FFFF |
| 23 | 32 | 080000-087FFF |
| 22 | 32 | 078000-07FFFF |
| 21 | 32 | 070000-077FFF |
| 20 | 32 | 068000-06FFFF |
| 19 | 32 | 060000-067FFF |
| 18 | 32 | 058000-05FFFF |
| 17 | 32 | 050000-057FFF |
| 16 | 32 | 048000-04FFFF |
| 15 | 32 | 040000-047FFF |
| 14 | 32 | 038000-03FFFF |
| 13 | 32 | 030000-037FFF |
| 12 | 32 | 028000-02FFFF |
| 11 | 32 | 020000-027FFF |
| 10 | 32 | 018000-01FFFF |
| 9 | 32 | 010000-017FFF |
| 8 | 32 | 008000-00FFFF |
| 7 | 4 | 007000-007FFF |
| 6 | 4 | 006000-006FFF |
| 5 | 4 | 005000-005FFF |
| 4 | 4 | 004000-004FFF |
| 3 | 4 | 003000-003FFF |
| 2 | 4 | 002000-002FFF |
| 1 | 4 | 001000-001FFF |
| 0 | 4 | 000000-000FFF |
| | | · · · · · · · · · · · · · · · · · · · |

APPENDIX B. COMMON FLASH INTERFACE (CFI)

The Common Flash Interface is a JEDEC approved, standardized data structure that can be read from the Flash memory device. It allows a system software to query the device to determine various electrical and timing parameters, density information and functions supported by the memory. The system can interface easily with the device, enabling the software to upgrade itself when necessary.

When the CFI Query Command (RCFI) is issued the device enters CFI Query mode and the data structure is read from the memory. Tables 28, 29, 30, 31, 32 and 33 show the addresses used to retrieve the data.

The CFI data structure also contains a security area where a 64 bit unique security number is written (see Table 33, Security Code area). This area can be accessed only in Read mode by the final user. It is impossible to change the security number after it has been written by ST. Issue a Read command to return to Read mode.

Table 28. Query Structure Overview

| Offset | Sub-section Name | Description |
|--------|---|---|
| 00h | Reserved | Reserved for algorithm-specific information |
| 10h | CFI Query Identification String | Command set ID and algorithm data offset |
| 1Bh | System Interface Information | Device timing & voltage information |
| 27h | Device Geometry Definition | Flash device layout |
| Р | Primary Algorithm-specific Extended Query table | Additional information specific to the Primary Algorithm (optional) |
| А | Alternate Algorithm-specific Extended Query table | Additional information specific to the Alternate Algorithm (optional) |

Note: Query data are always presented on the lowest order data outputs.

Table 29. CFI Query Identification String

| Offset | Data | Description | Value |
|---------|----------------|--|---------------|
| 00h | 0020h | Manufacturer Code | ST |
| 01h | 88BAh 88BBh | Device Code | Top Bottom |
| 02h-0Fh | reserved | Reserved | |
| 10h | 0051h | | "Q" |
| 11h | 0052h | Query Unique ASCII String "QRY" | "R" |
| 12h | 0059h | | "Y" |
| 13h | 0003h | Primary Algorithm Command Set and Control Interface ID code 16 bit ID code | Intel |
| 14h | 0000h | defining a specific algorithm | compatible |
| 15h | 0035h | Address for Primary Algorithm extended Overy table (see Table 21) | P = 35h |
| 16h | 0000h | Address for Primary Algorithm extended Query table (see Table 31) | P = 3311 |
| 17h | 0000h | Alternate Vendor Command Set and Control Interface ID Code second vendor - | NIA |
| 18h | 0000h | specified algorithm supported (0000h means none exists) | NA |
| 19h | 0000h | Address for Alternate Algorithm extended Query table | NA |
| 1Ah | 0000h | (0000h means none exists) | INA |

Note: Query data are always presented on the lowest order data outputs (DQ7-DQ0) only. DQ8-DQ15 are '0'.

Table 30. CFI Query System Interface Information

| Offset | Data | Description | Value |
|--------|-------|---|-------|
| 1Bh | 0027h | V _{DDF} Logic Supply Minimum Program/Erase or Write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 mV | 2.7V |
| 1Ch | 0036h | V _{DDF} Logic Supply Maximum Program/Erase or Write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 mV | 3.6V |
| 1Dh | 00B4h | V _{PPF} [Programming] Supply Minimum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV | 11.4V |
| 1Eh | 00C6h | V _{PPF} [Programming] Supply Maximum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV | 12.6V |
| 1Fh | 0004h | Typical time-out per single word program = $2^n \mu s$ | 16µs |
| 20h | 0004h | Typical time-out for Double/ Quadruple Word Program = 2 ⁿ μs | 16µs |
| 21h | 000Ah | Typical time-out per individual block erase = 2 ⁿ ms | 1s |
| 22h | 0000h | Typical time-out for full chip erase = 2 ⁿ ms | NA |
| 23h | 0005h | Maximum time-out for word program = 2 ⁿ times typical | 512µs |
| 24h | 0005h | Maximum time-out for Double/ Quadruple Word Program = 2 ⁿ times typical | 512µs |
| 25h | 0003h | Maximum time-out per individual block erase = 2 ⁿ times typical | 8s |
| 26h | 0000h | Maximum time-out for chip erase = 2 ⁿ times typical | NA |

M36W832TE, M36W832BE

Table 31. Device Geometry Definition

| | set Word Mode | Data | Description | Value |
|------------|------------------|----------------|--|---------------|
| | 27h | 0016h | Device Size = 2 ⁿ in number of bytes | 4 MByte |
| | 28h 29h | 0001h 0000h | Flash Device Interface Code description | x16 Async. |
| | 2Ah 2Bh | 0003h 0000h | Maximum number of bytes in multi-byte program or page = 2 ⁿ | 8 |
| | 2Ch | 0002h | Number of Erase Block Regions within the device. It specifies the number of regions within the device containing contiguous Erase Blocks of the same size. | 2 |
| | 2Dh 2Eh | 003Eh 0000h | Region 1 Information Number of identical-size erase block = 003Eh+1 | 63 |
| 20ECT | 2Fh 30h | 0000h 0001h | Region 1 Information Block size in Region 1 = 0100h * 256 byte | 64 KByte |
| M28W320ECT | 31h 32h | 0007h 0000h | Region 2 Information Number of identical-size erase block = 0007h+1 | 8 |
| _ | 33h 34h | 0020h 0000h | Region 2 Information Block size in Region 2 = 0020h * 256 byte | 8 KByte |
| | 2Dh 2Eh | 0007h 0000h | Region 1 Information Number of identical-size erase block = 0007h+1 | 8 |
| 20ECB | 2Fh 30h | 0020h 0000h | Region 1 Information Block size in Region 1 = 0020h * 256 byte | 8 KByte |
| M28W320ECB | 31h 32h | 003Eh 0000h | Region 2 Information Number of identical-size erase block = 003Eh=1 | 63 |
| _ | 33h 34h | 0000h 0001h | Region 2 Information Block size in Region 2 = 0100h * 256 byte | 64 KByte |

Table 32. Primary Algorithm-Specific Extended Query Table

| Offset P = 35h ⁽¹⁾ | Data | Description | | | | | | |
|----------------------------------|----------------|---|--|--|--|--|--|--|
| (P+0)h = 35h | 0050h | | "P" | | | | | |
| (P+1)h = 36h | 0052h | Primary Algorithm extended Query table unique ASCII string "PRI" | | | | | | |
| (P+2)h = 37h | 0049h | | | | | | | |
| (P+3)h = 38h | 0031h | Major version number, ASCII | | | | | | |
| (P+4)h = 39h | 0030h | Minor version number, ASCII | "0" | | | | | |
| (P+5)h = 3Ah (P+6)h = 3Bh | 0066h 0000h | Extended Query table contents for Primary Algorithm. Address (P+5)h contains less significant byte. bit 0 Chip Erase supported (1 = Yes, 0 = No) | | | | | | |
| (P+7)h = 3Ch | 0000h | bit 1 Suspend Erase supported (1 = Yes, 0 = No) | No | | | | | |
| (P+8)h = 3Dh | 0000h | bit 2 Suspend Program supported (1 = Yes, 0 = No) bit 3 Legacy Lock/Unlock supported (1 = Yes, 0 = No) bit 4 Queued Erase supported (1 = Yes, 0 = No) bit 5 Instant individual block locking supported (1 = Yes, 0 = No) bit 6 Protection bits supported (1 = Yes, 0 = No) bit 7 Page mode read supported (1 = Yes, 0 = No) bit 8 Synchronous read supported (1 = Yes, 0 = No) bit 31 to 9 Reserved; undefined bits are '0' | Yes Yes No No Yes Yes No | | | | | |
| (P+9)h = 3Eh | 0001h | Supported Functions after Suspend Read Array, Read Status Register and CFI Query are always supported during Erase or Program operation bit 0 Program supported after Erase Suspend (1 = Yes, 0 = No) bit 7 to 1 Reserved; undefined bits are '0' | | | | | | |
| (P+A)h = 3Fh | 0003h | Block Lock Status Defines which bits in the Block Status Register section of the Query are | | | | | | |
| (P+B)h = 40h | 0000h | implemented. Address (P+A)h contains less significant byte bit 0 Block Lock Status Register Lock/Unlock bit active (1 = Yes, 0 = No) bit 1 Block Lock Status Register Lock-Down bit active (1 = Yes, 0 = No) bit 15 to 2 Reserved for future use; undefined bits are '0' | | | | | | |
| (P+C)h = 41h | 0030h | V _{DDF} Logic Supply Optimum Program/Erase voltage (highest performance) bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV | 3V | | | | | |
| (P+D)h = 42h | 00C0h | V _{PPF} Supply Optimum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV | 12V | | | | | |
| (P+E)h = 43h | 0001h | Number of Protection register fields in JEDEC ID space. "00h," indicates that 256 protection bytes are available | 01 | | | | | |
| (P+F)h = 44h | 0080h | Protection Field 1: Protection Description This field describes user explicitle. One Time Programmeble (OTP) | 80h | | | | | |
| (P+10)h = 45h | 0000h | This field describes user-available. One Time Programmable (OTP) Protection register bytes. Some are pre-programmed with device unique | 00h | | | | | |
| (P+11)h = 46h | 0003h | serial numbers. Others are user programmable. Bits 0–15 point to the Protection register Lock byte, the section's first byte. | 8 Byte | | | | | |
| (P+12)h = 47h | 0003h | The following bytes are factory pre-programmed and user-programmable. bit 0 to 7 | 8 Byte | | | | | |
| (P+13)h = 48h | | Reserved | | | | | | |

Note: 1. See Table 29, offset 15 for P pointer definition.




M36W832TE, M36W832BE

Table 33. Security Code Area

| Offset | Data | Description | | | | |
|--------|------|---------------------------------|--|--|--|--|
| 80h | 00XX | Protection Register Lock | | | | |
| 81h | XXXX | | | | | |
| 82h | XXXX | C4 hite, unique device number | | | | |
| 83h | XXXX | 64 bits: unique device number | | | | |
| 84h | XXXX | | | | | |
| 85h | XXXX | | | | | |
| 86h | XXXX | | | | | |
| 87h | XXXX | | | | | |
| 88h | XXXX | 120 hita Haar Dragrammahla OTD | | | | |
| 89h | XXXX | 128 bits: User Programmable OTP | | | | |
| 8Ah | XXXX | | | | | |
| 8Bh | XXXX | | | | | |
| 8Ch | XXXX | | | | | |

APPENDIX C. FLASH MEMORY FLOWCHARTS AND PSEUDO CODES


Figure 26. Program Flowchart and Pseudo Code



Note: 1. Status check of b1 (Protected Block), b3 (VPPF Invalid) and b4 (Program Error) can be made after each program operation or after a sequence.

2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.


Figure 27. Double Word Program Flowchart and Pseudo Code



Note: 1. Status check of b1 (Protected Block), b3 (V_{PPF} Invalid) and b4 (Program Error) can be made after each program operation or after a sequence.

- 2. If an error is found, the Status Register must be cleared before further Program/Erase operations.
- 3. Address 1 and Address 2 must be consecutive addresses differing only for bit A0.

Figure 28. Quadruple Word Program Flowchart and Pseudo Code



Note: 1. Status check of b1 (Protected Block), b3 (V_{PPF} Invalid) and b4 (Program Error) can be made after each program operation or after a sequence.

- 2. If an error is found, the Status Register must be cleared before further Program/Erase operations.
- 3. Address 1 to Address 4 must be consecutive addresses differing only for bits A0 and A1.

Figure 29. Program Suspend & Resume Flowchart and Pseudo Code





Figure 30. Erase Flowchart and Pseudo Code



Note: If an error is found, the Status Register must be cleared before further Program/Erase operations.

Figure 31. Erase Suspend & Resume Flowchart and Pseudo Code




Figure 32. Locking Operations Flowchart and Pseudo Code





Figure 33. Protection Register Program Flowchart and Pseudo Code



Note: 1. Status check of b1 (Protected Block), b3 (V_{PPF} Invalid) and b4 (Program Error) can be made after each program operation or after a sequence.

2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.

APPENDIX D. FLASH MEMORY COMMAND INTERFACE AND PROGRAM/ERASE CONTROLLER STATE

Table 34. Write State Machine Current/Next, sheet 1 of 2

| | _ | Data | Command Input (and Next State) | | | | | | | | |
|--------------------------------|-------------|-------------------------|--------------------------------|------------------------------|-------------------------|---|------------------------------|-----------------------------|-------------------------|--------------------------|--|
| Current State | SR bit 7 | When Read | Read Array (FFh) | Program Setup (10/40h) | Erase Setup (20h) | Erase Confirm (D0h) | Prog/Ers Suspend (B0h) | Prog/Ers Resume (D0h) | Read Status (70h) | Clear Status (50h) | |
| Read Array | "1" | Array | Read Array | Prog.Setup | Ers. Setup | | Read Array | | Read Sts. | Read Array | |
| Read Status | "1" | Status | Read Array | Program Setup | Erase Setup | Read Array | | Read Status | Read Array | | |
| Read Elect.Sg. | "1" | Electronic Signature | Read Array | Program Setup | Erase Setup | | Read Array | | Read Status | Read Array | |
| Read CFI Query | "1" | CFI | Read Array | Program Setup | Erase Setup | | Read Array | | Read Status | Read Array | |
| Lock Setup | "1" | Status | Loc | k Command E | Error | Lock Lock Cmd Lock (complete) Error (complete | | | Lock Command Error | | |
| Lock Cmd Error | "1" | Status | Read Array | Program Setup | Erase Setup | | Read Array | | Read Status | Read Array | |
| Lock (complete) | "1" | Status | Read Array | Program Setup | Erase Setup | | Read Array | | Read Status | Read Array | |
| Prot. Prog. Setup | "1" | Status | | | Р | rotection Reg | gister Program | 1 | • | | |
| Prot. Prog. (continue) | "0" | Status | | | Protec | ction Register | r Program cor | itinue | | | |
| Prot. Prog. (complete) | "1" | Status | Read Array | Program Setup | Erase Setup | | Read Array | | Read Status | Read Array | |
| Prog. Setup | "1" | Status | Program | | | | | • | | | |
| Program (continue) | "0" | Status | Program (continue) | | | | Prog. Sus Read Sts | | ogram (continue) | | |
| Prog. Sus Status | "1" | Status | Prog. Sus Read Array | | Suspend to Array | Program (continue) | Prog. Sus Read Array | Program (continue) | Prog. Sus Read Sts | Prog. Sus Read Array | |
| Prog. Sus Read Array | "1" | Array | Prog. Sus Read Array | | | Program (continue) | Prog. Sus Read Array | Program (continue) | Prog. Sus Read Sts | Prog. Sus Read Array | |
| Prog. Sus Read Elect.Sg. | "1" | Electronic Signature | Prog. Sus Read Array | | | Program (continue) | Prog. Sus Read Array | Program (continue) | Prog. Sus Read Sts | Prog. Sus Read Array | |
| Prog. Sus Read CFI | "1" | CFI | Prog. Sus Read Array | Program S Read | Suspend to Array | Program (continue) | Prog. Sus Read Array | Program (continue) | Prog. Sus Read Sts | Prog. Sus Read Array | |
| Program (complete) | "1" | Status | Read Array | Program Setup | Erase Setup | | | | Read Status | Read Array | |
| Erase Setup | "1" | Status | Eras | e Command | and Error | | Erase (continue) | Erase Command Error | | | |
| Erase Cmd.Error | "1" | Status | Read Array | Program Setup | Erase Setup | | Read Array | | Read Status | Read Array | |
| Erase (continue) | "0" | Status | Erase (continue) | | | | Erase Sus Read Sts | | | rase (continue) | |
| Erase Sus Read Sts | "1" | Status | Erase Sus Read Array | Program Setup | Erase Sus Read Array | Erase (continue) | Erase Sus Read Array | Erase (continue) | Erase Sus Read Sts | Erase Sus Read Array | |
| Erase Sus Read Array | "1" | Array | Erase Sus Read Array | Program Setup | Erase Sus Read Array | Erase (continue) | Erase Sus Read Array | Erase (continue) | Erase Sus Read Sts | Erase Sus Read Array | |
| Erase Sus Read Elect.Sg. | "1" | Electronic Signature | Erase Sus Read Array | Program Setup | Erase Sus Read Array | Erase (continue) | Erase Sus Read Array | Erase (continue) | Erase Sus Read Sts | Erase Sus Read Array | |
| Erase Sus Read CFI | "1" | CFI | Erase Sus Read Array | Program Setup | Erase Sus Read Array | Erase (continue) | Erase Sus Read Array | Erase (continue) | Erase Sus Read Sts | Erase Sus Read Array | |
| Erase (complete) | "1" | Status | Read Array | Program Setup | Erase Setup | | Read Array | | Read Status | Read Array | |

Note: Cmd = Command, Elect.Sg. = Electronic Signature, Ers = Erase, Prog. = Program, Prot = Protection, Sus = Suspend.



Table 35. Write State Machine Current/Next, sheet 2 of 2

| | Command Input (and Next State) | | | | | | | |
|---------------------------------|---------------------------------|--|---------------------|----------------------------|---|-----------------|----------------------------|--|
| Current State | Read Elect.Sg. (90h) | Read CFI Query (98h) | Lock Setup (60h) | Prot. Prog. Setup (C0h) | Lock Confirm (01h) Lock Down Confirm (2Fh) | | Unlock Confirm (D0h) | |
| Read Array | Read Elect.Sg. | Read CFI Query | Lock Setup | Prot. Prog. Setup | Read Array | | | |
| Read Status | Read Elect.Sg. | Read CFI Query | Lock Setup | Prot. Prog. Setup | Read Array | | | |
| Read Elect.Sg. | Read Elect.Sg. | Read CFI Query | Lock Setup | Prot. Prog. Setup | | Read Array | | |
| Read CFI Query | Read Elect.Sg. | Read CFI Query | Lock Setup | Prot. Prog. Setup | | Read Array | | |
| Lock Setup | | Lock Comm | nand Error | | | Lock (complete) | | |
| Lock Cmd Error | Read Elect.Sg. | Read CFI Query | Lock Setup | Prot. Prog. Setup | | Read Array | | |
| Lock (complete) | Read Elect.Sg. | Read CFI Query | Lock Setup | Prot. Prog. Setup | | Read Array | | |
| Prot. Prog. Setup | | | Protec | tion Register Proç | gram | | | |
| Prot. Prog. (continue) | | Protection Register Program (continue) | | | | | | |
| Prot. Prog. (complete) | Read Elect.Sg. | Read CFI Query | Lock Setup | Prot. Prog. Setup | Read Array | | | |
| Prog. Setup | Program | | | | | | | |
| Program (continue) | Program (continue) | | | | | | | |
| Prog. Suspend Read Status | Prog. Suspend Read Elect.Sg. | Prog. Suspend Read CFI Query | | | | | Program (continue) | |
| Prog. Suspend Read Array | Prog. Suspend Read Elect.Sg. | Prog. Suspend Read CFI Query | | | | | | |
| Prog. Suspend Read Elect.Sg. | Prog. Suspend Read Elect.Sg. | Prog. Suspend Read CFI Query | | | | | | |
| Prog. Suspend Read CFI | Prog. Suspend Read Elect.Sg. | Prog. Suspend Read CFI Query | | Program (continue) | | | | |
| Program (complete) | Read Elect.Sg. | Read CFIQuery | Lock Setup | Prot. Prog. Setup | Read Array | | | |
| Erase Setup | Erase Command Error | | | | | | Erase (continue) | |
| Erase Cmd.Error | Read Elect.Sg. | Read CFI Query | Lock Setup | Prot. Prog. Setup | Read Array | | | |
| Erase (continue) | | | E | rase (continue) | | | | |
| Erase Suspend Read Ststus | Erase Suspend Read Elect.Sg. | Erase Suspend Read CFI Query | Lock Setup | Erase | e Suspend Read Array | | Erase (continue) | |
| Erase Suspend Read Array | Erase Suspend Read Elect.Sg. | Erase Suspend Read CFI Query | Lock Setup | Erase | Erase Suspend Read Array Erase Suspend Read Array | | | |
| Erase Suspend Read Elect.Sg. | Erase Suspend Read Elect.Sg. | Erase Suspend Read CFI Query | Lock Setup | Erase | Erase Suspend Read Array Erase (conf | | | |
| Erase Suspend Read CFI Query | Erase Suspend Read Elect.Sg. | Erase Suspend Read CFI Query | Lock Setup | Erase | e Suspend Read Array | | Erase (continue) | |
| Erase (complete) | Read Elect.Sg. | Read CFI Query | Lock Setup | Prot. Prog. Setup | Read Array | | | |
| | 1 | ı | | 1 | 1 | | | |

Note: Cmd = Command, Elect.Sg. = Electronic Signature, Prog. = Program, Prot = Protection.

REVISION HISTORY

Table 36. Document Revision History

| Date | Version | Revision Details | | | |
|-------------|---------|---|--|--|--|
| 16-Jul-2002 | 1.0 | First Issue | | | |
| 29-Nov-2002 | 2.0 | Revision History moved to end of document. Flash and SRAM components updated. Table 2, Main Operation Modes, modified. Flash Device: "Quadruple Word Program Command" added, "Double Word Program Command" clarified, VDDQF Maximum changed to 3.6V, Corrections to Table 8, Flash Program, Erase Times and Program/Erase Endurance Cycles, Table 15, DC Characteristicss Table and to CFI Tables 30 and 31. Security block removed. Command Codes Table added, DQ0, DQ2, DQ3-DQ7 and DQ8-DQ15 parameters modified for Lock in Table 7, Flash Read Protection Register and Lock Register. 70ns Speed Class added. 100ns Speed Class removed. SRAM device: "Data Retention" on Page 25 and SRAM read and write AC characteristics (Figures 14, 15, 16, 17, 18, 19, 20, 21 and 22) modified. Figure 7, SRAM Block Diagram, added. | | | |
| 24-Mar-2003 | 3.0 | Document promoted to full Datasheet status. Minor corrections to SRAM Block Diagram. Input Rise and Fall Time for 70ns speed class modified in Operating and AC Measurement Conditions Table. LFBGA Connections and Daisy Chain pin numbers modified. | | | |



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners

© 2003 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com

