

LP3947 USB/AC Adaptor, Single Cell Li-Ion Battery Charger IC

Check for Samples: [LP3947](#)

FEATURES

- Supports USB Charging Scheme
- Integrated Pass Transistor
- Near-Depleted Battery Preconditioning
- Monitors Battery Temperature
- Built-In 5.6 Hour Timer
- Under Voltage and Over Voltage Lockout
- Charge Status Indicators
- Charge Current Monitor Analog Output
- LDO Mode Operation can source 1 Amp
- Continuous Over Current/Temperature Protection


APPLICATIONS

- Cellular Phones
- PDAs
- Digital Cameras
- USB Powered Devices
- Programmable Current Sources

KEY SPECIFICATIONS

- 1% Charger Voltage Accuracy Over $0^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$
- 4.3V to 6V Input Voltage Range
- 100 mA to 750 mA Charge Current Range, in Charger Mode
- 100 mA to 500 mA Charge Current Range, in USB Mode
- WSON Package Power Dissipation: 2.7W at $T_A = 25^{\circ}\text{C}$

TYPICAL APPLICATION CIRCUIT


More Application Circuit can be found in [APPLICATION NOTES](#).


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

²C is a trademark of Philips Semiconductor Corporation.
All other trademarks are the property of their respective owners.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

CONNECTION DIAGRAMS AND PACKAGE MARK INFORMATION




Figure 1. Package Number NHL0014B (Top View)


PIN DESCRIPTIONS

Pin #	Name	Description
1	EN	Charger Enable Input. Internally pulled high to CHG-IN pin. A HIGH enables the charger and a LOW disables the charger.
2	SCL	I ² C serial Interface Clock input.
3	SDA	I ² C serial Interface Data input/output.
4	BATT	Battery supply input terminal. Must have 10 μ F ceramic capacitor to GND
5	V _T	Regulated 2.78V output used for biasing the battery temperature monitoring thermistor.
6	VB _{SENSE}	Battery Voltage Sense connected to the positive terminal of the battery.
7	MODE	Select pin between AC adaptor and USB port. A LOW sets the LP3947 in USB port and a HIGH sets it in the AC adaptor.
8	Diff-Amp	Charge current monitoring differential amplifier output. Voltage output representation of the charge current.
9	Ts	Multi function pin. Battery temperature monitoring input and LDO/Charger mode. Pulling this pin to V _T , or removing the thermistor by physically disconnecting the battery, sets the device in LDO mode.
10	EOC	Active Low Open Drain Output. Active when USB port or AC adaptor is connected and battery is fully charged. For more information, refer to "LED Charge Status Indicators" section.
11	GND	Ground
12	CHG	Active Low Open Drain Output. Active when USB port or AC adaptor is connected and battery is being charged. For more information, refer to "LED Charge Status Indicators" section.
13	ISEL	Control pin to switch between low power (100 mA) mode and high power (500 mA) mode in USB mode. This pin is pulled high internally as default to set the USB in 100 mA mode. This pin has to be externally pulled low to go into 500 mA mode.
14	CHG-IN	Charger input from a regulated, current limited power source. Must have a 1 μ F ceramic capacitor to GND

Table 1. ORDERING INFORMATION

Part Number	Default Options	Top-Side Markings
LP3947ISD-09	I _{CHG} = 500 mA	L00061B
	V _{BATT} = 4.1V	
	EOC = 0.1C	
LP3947ISD-51	I _{CHG} = 500 mA	L00062B
	V _{BATT} = 4.2V	
	EOC = 0.1C	

LP3947 FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS ^{(1) (2)}

If Military/Aerospace specified devices are required, contact the Texas Instruments Semiconductor Sales Office/Distributors for availability and specifications.

CHG-IN	-0.3V to +6.5V
All pins except GND and CHG-IN ⁽³⁾	-0.3V to +6V
Junction Temperature	150°C
Storage Temperature	-40°C to +150°C
Power Dissipation ⁽⁴⁾	1.89W
ESD ⁽⁵⁾	
Human Body Model	2 kV
Machine Model	200V

- (1) All voltages are with respect to the potential at the GND pin.
- (2) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is ensured. Operating Ratings **do not imply** verified performance limits. For specified performance limits and associated test conditions, see the Electrical Characteristics tables.
- (3) Caution must be taken to avoid raising pins EN and V_T 0.3V higher than V_{CHG-IN} and raising pins ISEL, MODE, SCL and SDA 0.3V higher than V_{BATT}.
- (4) The Absolute Maximum power dissipation depends on the ambient temperature and can be calculated using the formula
$$P = (T_J - T_A)\theta_{JA},$$
where T_J is the junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance. The 1.89W rating appearing under Absolute Maximum Ratings results from substituting the Absolute Maximum junction temperature, 150°C, for T_J, 80°C for T_A, and 37°C/W for θ_{JA}. More power can be dissipated safely at ambient temperatures below 80°C. Less power can be dissipated safely at ambient temperatures above 80°C. The Absolute Maximum power dissipation can be increased by 27 mW for each degree below 80°C, and it must be de-rated by 27 mW for each degree above 80°C.
- (5) The human-body model is used. The human-body model is 100 pF discharged through 1.5 kΩ.

RECOMMENDED OPERATING CONDITIONS ^{(1) (2)}

CHG-IN	0.3V to 6.5V
EN, ISEL, MODE, SCL, SDA, V _T ⁽³⁾	0V to 6V
Junction Temperature	-40°C to +125°C
Operating Temperature	-40°C to +85°C
Thermal Resistance θ_{JA}	37°C/W
Maximum Power Dissipation ⁽⁴⁾	1.21W

- (1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is ensured. Operating Ratings **do not imply** verified performance limits. For specified performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) Caution must be taken to avoid raising pins EN and V_T 0.3V higher than V_{CHG-IN} and raising pins ISEL, MODE, SCL and SDA 0.3V higher than V_{BATT}.
- (4) Like the Absolute Maximum power dissipation, the maximum power dissipation for operation depends on the ambient temperature. The 1.21W rating appearing under Operating Ratings results from substituting the maximum junction temperature for operation, 125°C, for T_J, 80°C for T_A, and 37°C/W for θ_{JA} into (1) above. More power can be dissipated at ambient temperatures below 80°C. Less power can be dissipated at ambient temperatures above 80°C. The maximum power dissipation for operation can be increased by 27 mW for each degree below 80°C, and it must be de-rated by 27 mW for each degree above 80°C.

ELECTRICAL CHARACTERISTICS

Unless otherwise noted, V_{CHG-IN} = 5V, V_{BATT} = 4V, C_{CHG-IN} = 1 μ F, C_{BATT} = 10 μ F. Typical values and limits appearing in normal type apply for T_J = 25°C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, T_J = -40°C to +85°C. ^{(1) (2) (3)}

Symbol	Parameter	Conditions	Typ	Limit		Units
				Min	Max	
V _{CC} SUPPLY						
V _{CHG-IN}	Input Voltage Range			4.5	6	V
V _{USB}				4.3	6	
I _{CC}	Quiescent Current	V _{CHG-IN} ≤ 4V	2		20	μA
		EOC = Low, adaptor connected, V _{BATT} = 4.1V	50		150	
V _{OK-TSHD}	Adaptor OK Trip Point (CHG-IN)	V _{CHG-IN} −V _{BATT} (Rising)	60			mV
		V _{CHG-IN} −V _{BATT} (Falling)	50			mV
V _{UVLO-TSHD}	Under Voltage Lock-Out Trip Point	V _{CHG-IN} (Rising)	3.95	3.6	4.3	V
		V _{CHG-IN} (Falling)	3.75	3.4	4.1	V
V _{OVLO-TSHD}	Over Voltage Lock-Out Trip Point	V _{CHG-IN} (Rising)	5.9			V
		V _{CHG-IN} (Falling)	5.7			
	Thermal Shutdown Temperature	⁽²⁾	160			°C
	Thermal Shutdown Hysteresis		20			
BATTERY CHARGER						
I _{CHG}	Fast Charge Current Range	ISEL = High, In USB Mode	100			mA
		ISEL = Low, In USB Mode	500			
		In AC Adaptor Mode		100	750	
	Fast Charge Current Accuracy	I _{CHARGE} = 100 mA or 150 mA		−20	+20	mA
		I _{CHARGE} ≥ 200 mA		−10	+10	%
I _{PRE-CHG}	Pre-Charge Current	V _{BATT} = 2V		45	70	mA

- (1) All limits are specified. All electrical characteristics having room-temperature limits are tested during production with T_J = 25°C. All hot and cold limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.
- (2) Specified by design.
- (3) LP3947 is not intended as a Li-Ion battery protection device, any battery used in this application should have an adequate internal protection.

ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise noted, $V_{CHG-IN} = 5V$, $V_{BATT} = 4V$, $C_{CHG-IN} = 1\ \mu F$, $C_{BATT} = 10\ \mu F$. Typical values and limits appearing in normal type apply for $T_J = 25^\circ C$. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, $T_J = -40^\circ C$ to $+85^\circ C$. ⁽¹⁾ ⁽²⁾ ⁽³⁾

Symbol	Parameter	Conditions	Typ	Limit		Units
				Min	Max	
I _{EOC}	End of Charge Current Accuracy	100 mA to 450 mA, 0.1C EOC Only ⁽⁴⁾		−10	+10	mA
		500 mA to 750 mA, All EOC Points		−20	+20	%
V _{BATT}	Battery Regulation Voltage (For 4.1V Cell)	T _J = 0°C to +85°C	4.1	4.059	4.141	V
		T _J = −40°C to +85°C	4.1	4.038	4.162	
	Battery Regulation Voltage (For 4.2V Cell)	T _J = 0°C to +85°C	4.1	4.158	4.242	
		T _J = −40°C to +85°C	4.2	4.137	4.263	
V _{CHG-Q}	Full Charge Qualification Threshold	V _{BATT} Rising, Transition from Pre-Charge to Full Current	3.0			V
V _{BAT-RST}	Restart Threshold Voltage (For 4.1V Cell)	V _{BATT} Falling, Transition from EOC, to Pre-Qualification State	3.9	3.77	4.02	V
	Restart Threshold Voltage (For 4.2V Cell)	V _{BATT} Falling, Transition from EOC, to Pre-Qualification State	4.00	3.86	4.12	
R _{SENSE}	Internal Current Sense Resistance	⁽²⁾	120			mΩ
	Internal Current Sense Resistor Load Current				1.2	A
I _{CHG} _{MON}	Diff-Amp Output	I _{CHG} = 50 mA	0.583			V
		I _{CHG} = 100 mA	0.663			
		I _{CHG} = 750 mA	1.790			
t _{OUT}	Charger Time Out	T _J = 0°C to 85°C	5.625	4.78	6.42	Hrs
		T _J = −40°C to +85°C	5.625	4.5	6.75	
V _{OL}	Low Level Output Voltage	EOC, CHG Pins each at 9 mA	100			mV
TEMPERATURE SENSE COMPARATORS						
V _{UTLO}	Low Voltage Threshold	Voltage at Ts Pin, Rising	2.427			V
		Voltage at Ts Pin, Falling	2.369			
V _{OTLO}	High Voltage Threshold	Voltage at Ts Pin, Rising	1.470			V
		Voltage at Ts Pin, Falling	1.390			
V _{LDO}	LDO Mode Voltage Threshold	Voltage at Ts Pin, % of V _T	97			%
V _T	Voltage Output		2.787			V
LDO MODE (Ts = HIGH)						
V _{OUT}	Output Voltage Regulation	I _{LOAD} = 50 mA	4.10			V
		I _{LOAD} = 750 mA	4.06			
LOGIC LEVELS						
V _{IL}	Low Level Input Voltage	EN, ISEL, MODE			0.4	V
V _{IH}	High Level Input Voltage	EN, ISEL, MODE		2.0		V
I _{IL}	Input Current	EN, ISEL = LOW		−10	+10	μA
		MODE = LOW		−5	+5	μA
I _{IH}	Input Current	EN, ISEL, MODE = HIGH		−5	+5	μA

(4) The $\pm 10\text{ mA}$ limits apply to all charge currents from 100 mA to 450 mA, to 0.1C End Of Charge (EOC). The limits increase proportionally with higher EOC points. For example, at 0.2C, the End Of Charge current accuracy becomes $\pm 20\text{ mA}$.

ELECTRICAL CHARACTERISTICS, I²C INTERFACE

Unless otherwise noted, $V_{\text{CHG-IN}} = V_{\text{DD}} = 5\text{V}$, $V_{\text{BATT}} = 4\text{V}$. Typical values and limits appearing in normal type apply for $T_J = 25^\circ\text{C}$. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$. ⁽¹⁾ ⁽²⁾ ⁽³⁾

Symbol	Parameter	Conditions	Typ	Limit		Units
				Min	Max	
V_{IL}	Low Level Input Voltage	SDA & SCL ⁽²⁾		0.4	0.3 V_{DD}	V
V_{IH}	High Level Input Voltage	SDA & SCL ⁽²⁾		0.7 V_{DD}	$V_{\text{DD}} + 0.5$	V
V_{OL}	Low Level Output Voltage	SDA & SCL ⁽²⁾		0	0.2 V_{DD}	V
V_{HYS}	Schmitt Trigger Input Hysteresis	SDA & SCL ⁽²⁾		0.1 V_{DD}		V
F_{CLK}	Clock Frequency	⁽²⁾			400	kHz
t_{HOLD}	Hold Time Repeated START Condition	⁽²⁾		0.6		μs
$t_{\text{CLK-LP}}$	CLK Low Period	⁽²⁾		1.3		μs
$t_{\text{CLK-HP}}$	CLK High Period	⁽²⁾		0.6		μs
t_{SU}	Set-Up Time Repeated START Condition	⁽²⁾		0.6		μs
$t_{\text{DATA-HOLD}}$	Data Hold Time	⁽²⁾		300		ns
$t_{\text{DATA-SU}}$	Data Set-Up Time	⁽²⁾		100		ns
t_{SU}	Set-Up Time for STOP Condition	⁽²⁾		0.6		μs
t_{TRANS}	Maximum Pulse Width of Spikes that must be Suppressed by the Input Filter of both DATA & CLK Signals.	⁽²⁾	50			ns

- (1) All limits are specified. All electrical characteristics having room-temperature limits are tested during production with $T_J = 25^\circ\text{C}$. All hot and cold limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.
- (2) Specified by design.
- (3) LP3947 is not intended as a Li-Ion battery protection device, any battery used in this application should have an adequate internal protection.




Figure 2. Li-Ion Charging Profile

APPLICATION NOTES

LP3947 CHARGER OPERATION

The LP3947 charge cycle is initiated with AC adaptor or USB power source insertion. If the voltage on the CHG-IN pin meets under-voltage ($V_{UVLO-TSHD}$), over-voltage ($V_{OVLO-TSHD}$) requirements, and the Adaptor OK signal is detected, then pre-qualification cycle begins (see Figure 2). In this cycle, a safe current level, less than 70mA, is pumped into the battery while the voltage across the battery terminals is measured. Once this voltage exceeds 3.0V, the controller will initiate constant current fast charge cycle. If the CHG-IN pin is connected to an AC adaptor, the default charge current is 500 mA and I²C interface can be used to program this parameter. If the CHG-IN pin is connected to the USB port, constant current cycle will start with a default of 100 mA. During this cycle, the 5.6 hr safety timer starts counting.

If the 5.6 hr safety timers times out during constant current cycle, charging is terminated. As the battery is charged during constant current mode, the voltage across pack terminal increases until it reaches 4.2V (or 4.1V). As soon as pack terminal reaches 4.2V (or 4.1V), the controller starts operating in constant voltage mode by applying regulated V_{BATT} voltage across the battery terminals. During this cycle, the charge current, I_{CHG} , continues to decrease with time and when it drops below 0.1C (default value), the EOC signal is activated indicating successful completion of the charge cycle. The EOC current can be programmed to 0.1C, 0.15C, or 0.2C. The default value is 0.1C. After completing the full charge cycle, the controller will start the maintenance cycle where battery pack voltage is monitored continuously. During the maintenance cycle, if the pack voltage drops 200 mV below the termination voltage, charge cycle will be initiated providing that the wall adaptor is plugged in and is alive.

Charging terminates when the battery temperature is out of range. For more explanation, please refer to [Ts PIN](#).

The LP3947 with I²C interface allows maximum flexibility in selecting the charge current, battery regulation voltage and EOC current. The LP3947 operates in default mode during power up. See [I²C INTERFACE](#) for more detail.

When charging source comes from the USB port, charging starts with 100 mA (low power mode, ISEL = high). The USB controller can set the ISEL pin low to charge the battery at 500 mA. A simple external circuit selects between an AC adaptor or the USB port. The circuit is designed with priority given to the AC adaptor.




Figure 3. LP3947 with External Switch




Figure 4. LP3947 Charger Flow Chart

CHARGE CURRENT SELECTION IN CONSTANT CURRENT MODE

In the AC adaptor mode, the LP3947 is designed to provide a charge current ranging from 100 mA to 750 mA, in steps of 50 mA, to support batteries with different capacity ratings. The default value is 500 mA. No external resistor is required to set the charge current in the LP3947. In the USB mode, the LP3947 will initially charge with 100 mA (ISEL = high). By setting the ISEL pin low, charge current can be programmed to 500 mA. In addition, with ISEL = low, the charge current can be programmed to different values via the I²C interface.

Table 2. Charge Current Selection in AC Adaptor/USB Mode

	MODE Pin	ISEL Pin	Functions
AC Adaptor Mode	HIGH	HIGH	ISEL polarity is irrelevant. Default 500 mA charge current. Can be reprogrammed via I ² C.
	HIGH	LOW	
USB Mode	LOW	HIGH	100 mA charge current
	LOW	LOW	Default 500 mA charge current. Can be reprogrammed via I ² C.

BATTERY VOLTAGE SELECTION

The battery voltage regulation can be set to 4.1V or 4.2V by default. Please refer to [Ordering Information](#) for more details.

END OF CHARGE (EOC) CURRENT SELECTION

The EOC thresholds can be programmed to 0.1C, 0.15C or 0.2C in the LP3947. The default value is 0.1C, which provides the highest energy storage, but at the expense of longer charging time. On the other hand, 0.2C takes the least amount of charging time, but yields the least energy storage.

CHARGE CURRENT SENSE DIFFERENTIAL AMPLIFIER

The charge current is monitored across the internal 120 mΩ current sense resistor. The differential amplifier provides the analog representation of the charge current. Charge current can be calculated using the following equation:

$$I_{CHG} = \frac{(V_{DIFF} - 0.497)}{1.655} \quad (1)$$

Where voltage at Diff Amp output (V_{DIFF}) is in volt, and charge current (I_{CHG}) is in amps.




Figure 5. Charge Current Monitoring Circuit (Diff-Amp)

Monitoring the Diff Amp output during constant voltage cycle can provide an accurate indication of the battery charge status and time remaining to EOC. This feature is particularly useful during constant voltage mode. The current sense circuit is operational in the LDO mode as well. It can be used to monitor the system current consumption during testing.

LED CHARGE STATUS INDICATORS

The LP3947 is equipped with two open drain outputs to drive a green LED and a red LED. These two LEDs work together in combinations to indicate charge status or fault conditions. [Table 3](#) shows all the conditions.

Table 3. LED Indicator Summary

	RED LED (CHG)	GREEN LED (EOC)
Charger Off	OFF	OFF
Charging Li Ion Battery ⁽¹⁾	ON	OFF
Maintenance Mode	OFF	ON
Charging Li Ion Battery after Passing Maintenance Mode	OFF	ON
EN Pin = LOW	OFF	ON
LDO Mode	OFF	OFF
5.6 Hr Safety Timer Flag/Battery Temperature Violation	ON	ON

(1) Charging Li Ion battery for the first time after V_{CHG-IN} insertion.

Ts PIN

The LP3947 continuously monitors the battery temperature by measuring the voltage between the Ts pin and ground. Charging stops if the battery temperature is outside the permitted temperature range set by the battery's internal thermistor R_T and the external bias resistor R_S . A 1% precision resistor should be used for R_S . A curve 2 type thermistor is recommended for R_T . The voltage across R_T is proportional to the battery temperature. If the battery temperature is outside of the range during the charge cycle, the LP3947 will suspend charging. As an example, for a temperature range of 0°C to 50°C, a 10k Ω for the thermistor and a 4.1k Ω for R_S should be used. When battery temperature returns to the permitted range, charging resumes from the beginning of the flow chart and the 5.6 hr safety timer is reset. Refer to [Figure 4. LP3947 Charger Flow Chart](#) for more information.

In absence of the thermistor, Ts pin will be pulled high to VT and the LP3947 goes into LDO mode. In this mode, the internal power FET provides up to 1.2 amp of current at the BATT pin. The LDO output is set to 4.1V or 4.2V, depending on the programmed battery regulation voltage. When operating at higher output currents, care must be taken not to exceed the package power dissipation rating. See "Thermal Performance of WSON Package" section for more detail.

Table 4. Charger Status in Relation to Ts Voltage

Voltage on the Ts Pin	Charger Status
$Ts \geq 2.7V$	LDO Mode
$2.427V \leq Ts < 2.7V$ $0V \leq Ts \leq 1.39V$	Charger Off
$1.39V < Ts < 2.427V$	Charger On

LDO MODE

The charger is in the LDO mode when the Ts pin is left floating. This mode of operation is used primarily during system level testing of the handset to eliminate the need for battery insertion. **CAUTION:** battery may be damaged if device is operating in LDO mode with battery connected.

The internal power FET provides up to 1.2 amp of current at BATT pin in this mode. The LDO output is set to 4.1V. When operating at higher output currents, care must be taken not to exceed the package power dissipation rating. See "Thermal Performance of WSON Package" section for more detail.

EN PIN

The Enable pin is used to enable/disable the charger, in both the charger mode and the LDO mode, see [Figure 6](#) [Figure 7](#). The enable pin is internally pulled HIGH to the CHG-IN pin. When the charger is disabled, it draws less than 4 μA of current.




Figure 6. Power Up Timing Diagram in Charger Mode ($1.39\text{V} < T_s < 2.427\text{V}$)




Figure 7. Power Up Timing Diagram in LDO Mode ($T_s \geq 2.7\text{V}$)

MODE PIN

The mode pin toggles the LP3947 between the AC adaptor mode and the USB mode. When CHG-IN is connected to a USB port, this pin must be set low. When CHG-IN is connected to an AC adaptor, this pin must be tied high to either the BATT pin or to the wall adaptor input. Caution: MODE pin should never be tied to CHG-IN pin directly, as it will turn on an internal diode.

5.6 HR SAFETY TIMER IN CHARGER MODE

The LP3947 has a built-in 5.6 hr back up safety timer to prevent over-charging a Li Ion battery. The 5.6 hr timer starts counting when the charger enters the constant current mode. It will turn the charger off when the 5.6 hr timer is up while the charger is still in constant current mode. In this case, both LEDs will turn on, indicating a fault condition.

When the battery temperature is outside the specified temperature range, the 5.6 hr safety timer will reset upon recovery of the battery temperature.

I²C INTERFACE

I²C interface is used in the LP3947 to program various parameters as shown in Table 5. The LP3947 operates on default settings following power up. Once programmed, the LP3947 retains the register data as long as the battery voltage is above 2.85V.


Table 5. LP3947 Serial Port Communication address code 7h'47

LP3947 Control and Data Codes ⁽¹⁾									
Addr	Register	7	6	5	4	3	2	1	0
8'h00	Charger Register -1				Batt Voltage (0) = 4.1V 1 = 4.2V	AC Adaptor Charge Current Code 3 (1)	AC Adaptor Charge Current Code 2 (0)	AC Adaptor Charge Current Code 1 (0)	AC Adaptor Charge Current Code 0 (0)
8'h01	Charger Register -2				EOC (Green LED) R/O	Charging (Red LED) R/O	EOC SEL-1 (0)	EOC SEL-0 (1)	
8'h02	Charger Register -3					USB Charge Current Code 3 (1)	USB Charge Current Code 2 (0)	USB Charge Current Code 1 (0)	USB Charge Current Code 0 (0)

(1) Numbers in parentheses indicate default setting. "0" bit is set to low state, and "1" bit is set to high state. R/O –Read Only, All other bits are Read and Write.


Table 6. Charger Current and EOC Current Programming Code

Data Code	Charger Current Selection Code I _{SET} (mA)	End of Charge Current Selection Code
4h'00	100	
4h'01	150	0.1C
4h'02	200	0.15C
4h'03	250	0.2C
4h'04	300	
4h'05	350	
4h'06	400	
4h'07	450	
4h'08	500	
4h'09	550	
4h'0A	600	
4h'0B	650	
4h'0C	700	
4h'0D	750	



w = write (sda = "0")
 r = read (sda = "1")
 ack = acknowledge (sda pulled low by either master or slave)
 Nack = No Acknowledge
 rs = repeated start

Figure 8. LP3947 (Slave) Register Write



w = write (sda = "0")
r = read (sda = "1")
ack = acknowledge (sda pulled low by either master or slave)
Nack = No Acknowledge
rs = repeated start

Figure 9. LP3947 (Slave) Register Read

THERMAL PERFORMANCE OF WSON PACKAGE

The LP3947 is a monolithic device with an integrated pass transistor. To enhance the power dissipation performance, the Leadless Lead frame Package, or WSON, is used. The WSON package is designed for improved thermal performance because of the exposed die attach pad at the bottom center of the package. It brings advantage to thermal performance by creating a very direct path for thermal dissipation. Compared to the traditional leaded packages where the die attach pad is embedded inside the mold compound, the WSON reduces a layer of thermal path.

The thermal advantage of the WSON package is fully realized only when the exposed die attach pad is soldered down to a thermal land on the PCB board and thermal vias are planted underneath the thermal land. Based on a WSON thermal measurement, junction to ambient thermal resistance (θ_{JA}) can be improved by as much as two times if a WSON is soldered on the board with thermal land and thermal vias than if not.

An example of how to calculate for WSON thermal performance is shown below:

$$\theta_{JA} = \frac{T_J - T_A}{P_D} \quad (2)$$

By substituting 37°C/W for θ_{JA} , 125°C for T_J and 70°C for T_A , the maximum power dissipation allowed from the chip is 1.48W. If V_{CHG-IN} is at 5.0V and a 3.0V battery is being charged, then 740 mA of I_{CHG} can safely charge the battery. More power can be dissipated at ambient temperatures below 70°C. Less power can be dissipated at ambient temperatures above 70°C. The maximum power dissipation for operation can be increased by 27 mW for each degree below 70°C, and it must be de-rated by 27 mW for each degree above 70°C.

LAYOUT CONSIDERATION

The LP3947 has an exposed die attach pad located at the bottom center of the WSON package. It is imperative to create a thermal land on the PCB board when designing a PCB layout for the WSON package. The thermal land helps to conduct heat away from the die, and the land should be the same dimension as the exposed pad on the bottom of the WSON (1:1 ratio). In addition, thermal vias should be added inside the thermal land to conduct more heat away from the surface of the PCB to the ground plane. Typical pitch and outer diameter for these thermal vias are 1.27 mm and 0.33 mm respectively. Typical copper via barrel plating is 1oz although thicker copper may be used to improve thermal performance. The LP3947 bottom pad is connected to ground. Therefore, the thermal land and vias on the PCB board need to be connected to ground.

For more information on board layout techniques, refer to Application Note 1187 ([SNOA401](#)) "Leadless Leadframe Package (LLP)." The application note also discusses package handling, solder stencil, and assembly.

REVISION HISTORY

Changes from Revision A (April 2013) to Revision B

Page

- Changed layout of National Data Sheet to TI format [13](#)

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP3947ISD-09/NOPB	OBSOLETE	WSON	NHL	14		TBD	Call TI	Call TI	-40 to 85	L00061B	
LP3947ISD-51/NOPB	OBSOLETE	WSON	NHL	14		TBD	Call TI	Call TI	-40 to 85	L00062B	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.





Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



RECOMMENDED LAND PATTERN

DIMENSIONS ARE IN MILLIMETERS
DIMENSIONS IN () FOR REFERENCE ONLY



SDA14B (Rev A)

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated