

# 8-Mbit (512 K × 16) Static RAM

#### **Features**

- Temperature ranges
  □ −40 °C to 85 °C
- High speed

  □ t<sub>AA</sub> = 10 ns
- Low active power
  □ I<sub>CC</sub> = 110 mA at f = 100 MHz
- Low CMOS standby power
  □ I<sub>SB2</sub> = 20 mA
- 2.0-V data retention
- Automatic power-down when deselected
- Transistor-transistor logic (TTL)-compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in Pb-free 48-ball fine ball grid array (FBGA) and 44-pin thin small outline package (TSOP) II packages

# **Functional Description**

The CY7C1051DV33 is a high performance CMOS Static RAM organized as 512 K words by 16-bits.

To write to the device, take Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte LOW Enable (BLE) is LOW, then data from I/O pins (I/O $_0$ –I/O $_7$ ), is written into the location specified on the address pins (A $_0$ –A $_1$ 8). If Byte HIGH Enable (BHE) is LOW, then data from I/O pins (I/O $_8$ –I/O $_1$ 5) is written into the location specified on the address pins (A $_0$ –A $_1$ 8).


To read from the device, take Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte LOW Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on I/O<sub>0</sub>–I/O<sub>7</sub>. If Byte HIGH Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 10 for a complete description of read and write modes.

The input/output pins (I/O $_0$ -I/O $_{15}$ ) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or a write operation (CE LOW, and WE LOW) is in progress.

The CY7C1051DV33 is available in a 44-pin TSOP II package with center power and ground (revolutionary) pinout and a 48-ball FBGA package.

For a complete list of related documentation, click here.

# **Logic Block Diagram**



# CY7C1051DV33



## Contents

Pin Configurations	3
Selection Guide	
Maximum Ratings	
Operating Range	4
DC Electrical Characteristics	
Capacitance	4
Thermal Resistance	4
AC Test Loads and Waveforms	
Data Retention Characteristics	5
Data Retention Waveform	
AC Switching Characteristics	
Switching Waveforms	
Truth Table	10

Ordering Information	11
Ordering Code Definitions	11
Package Diagrams	12
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	15
Products	15
PSoC® Solutions	15
Cypress Developer Community	15
Oypicoo Bevelopei Community	
Technical Support	



# **Pin Configurations**

Figure 1. Pin Diagram - 48-ball FBGA (Top View)<sup>[1]</sup>





Figure 2. Pin Diagram - 44-Pin TSOP II (Top View)<sup>[1]</sup>



# **Selection Guide**

Description	-10	-12	Unit
Maximum access time	10	12	ns
Maximum operating current	110	100	mA
Maximum CMOS standby current	20	20	mA

#### Note

NC pins are not connected on the die.



# **Maximum Ratings**

Storage temperature ......—65 °C to +150 °C

Ambient temperature with

power applied......–55 °C to +125 °C Supply voltage on  $V_{CC}$  to relative  $GND^{[2]}$  .... -0.5 V to +4.6 V

DC voltage applied to outputs

in high-Z state<sup>[2]</sup> ..... -0.3 V to  $V_{CC}$  + 0.3 V DC input voltage<sup>[2]</sup> ..... -0.3 V to  $V_{CC}$  + 0.3 V

Current into outputs (LOW)......20 mA

Static discharge voltage	>2001 V
(per MIL-STD-883, Method 3015)	
Latch-up current	>200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>	Speed
Industrial	–40 °C to +85 °C	$3.3~V\pm0.3~V$	10 ns
Industrial	–40 °C to +85 °C	$3.3~\textrm{V}\pm0.3~\textrm{V}$	12 ns

## **DC Electrical Characteristics**

Over the Operating Range

Doromotor	Description	Test Conditions	-10		-12		Unit
Parameter	Description	rest conditions	Min	Max	Min	Max	Offic
V <sub>OH</sub>	Output HIGH voltage	Min $V_{CC}$ , $I_{OH} = -4.0 \text{ mA}$	2.4	-	2.4	-	V
V <sub>OL</sub>	Output LOW voltage	Min V <sub>CC</sub> , I <sub>OL</sub> = 8.0 mA	_	0.4	-	0.4	V
V <sub>IH</sub> <sup>[2]</sup>	Input HIGH voltage		2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub> [2]	Input LOW voltage		-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \le V_{IN} \le V_{CC}$	-1	+1	-1	+1	μΑ
I <sub>OZ</sub>	Output leakage current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}},  \text{Output} \\ \text{Disabled} \end{array}$	-1	+1	<b>–1</b>	+1	μА
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{MAX} = 1/t_{RC}$	-	110	_	100	mA
I <sub>SB1</sub>	Automatic CE power down current —TTL inputs	$\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or V}_{\text{IN}} \leq \text{V}_{\text{IL}},  f = \text{f}_{\text{MAX}} \end{aligned}$	_	40	_	35	mA
I <sub>SB2</sub>	Automatic CE Power Down Current —CMOS Inputs	$\begin{array}{l} \text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.3 \text{ V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3 \text{ V or V}_{\text{IN}} \leq 0.3 \text{ V, f} \\ = 0 \end{array}$	-	20	_	20	mA

# Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}$ , $f = 1 \text{MHz}$ , $V_{CC} = 3.3 \text{V}$	12	pF
C <sub>OUT</sub>	I/O capacitance		12	pF

### **Thermal Resistance**

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	FBGA Package	TSOP II Package	Unit
$\Theta_{JA}$		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	28.31	51.43	°C/W
$\Theta_{\sf JC}$	Thermal resistance (Junction to case)		11.4	15.8	°C/W

#### Note

Document Number: 001-00063 Rev. \*J


<sup>2.</sup>  $V_{IL(min)}$  = -2.0 V and  $V_{IH(max)}$  =  $V_{CC}$  + 2.0 V for pulse durations of less than 20 ns.



## **AC Test Loads and Waveforms**

AC characteristics (except High-Z) are tested using the load conditions shown in Figure 3 (a). High-Z characteristics are tested for all speeds using the test load shown in Figure 3 (c).

Figure 3. AC Test Loads and Waveforms




# **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions <sup>[3]</sup>	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		2.0	_	V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V},$	-	20	mA
t <sub>CDR</sub> <sup>[4]</sup>	Chip Deselect to Data Retention Time	$V_{\text{IN}} \ge V_{\text{CC}} - 0.3 \text{ V or } V_{\text{IN}} \le 0.3 \text{ V}$	0	-	ns
t <sub>R</sub> <sup>[4]</sup>	Operation Recovery Time		t <sub>RC</sub>	-	ns

# **Data Retention Waveform**



#### Notes

No inputs may exceed V<sub>CC</sub> + 0.3 V
 Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC</sub>(min) ≥ 50 μs or stable at V<sub>CC</sub>(min) ≥ 50 μs.



# **AC Switching Characteristics**

Over the Operating Range<sup>[5]</sup>

	Don't talk o	_	10	-12		11!4
Parameter	Description	Min	Max	Min	Max	Unit
Read Cycle		•	•	<u> </u>	•	•
t <sub>power</sub> <sup>[6]</sup>	V <sub>CC</sub> (typical) to the First Access	100	_	100	_	μS
t <sub>RC</sub>	Read Cycle Time	10	-	12	_	ns
t <sub>AA</sub>	Address to Data Valid	_	10	-	12	ns
t <sub>OHA</sub>	Data Hold from Address Change	2.5	-	2.5	_	ns
t <sub>ACE</sub>	CE LOW to Data Valid	_	10	-	12	ns
t <sub>DOE</sub>	OE LOW to Data Valid	_	5	-	6	ns
t <sub>LZOE</sub>	OE LOW to Low-Z	0	-	0	_	ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[7, 8]</sup>	_	5	-	6	ns
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[8]</sup>	3	-	3	_	ns
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[7, 8]</sup>	_	5	-	6	ns
t <sub>PU</sub>	CE LOW to Power Up	0	-	0	_	ns
t <sub>PD</sub>	CE HIGH to Power Down	_	10	-	12	ns
t <sub>DBE</sub>	Byte Enable to Data Valid	_	5	-	6	ns
t <sub>LZBE</sub>	Byte Enable to Low-Z	0	-	0	_	ns
t <sub>HZBE</sub>	Byte Disable to High-Z	_	5	-	6	ns
Write Cycle <sup>[9,</sup>	10]	·				
t <sub>WC</sub>	Write Cycle Time	10	-	12	_	ns
t <sub>SCE</sub>	CE LOW to Write End	7	-	8	_	ns
t <sub>AW</sub>	Address Setup to Write End	7	-	8	_	ns
t <sub>HA</sub>	Address Hold from Write End	0	-	0	_	ns
t <sub>SA</sub>	Address Setup to Write Start	0	-	0	_	ns
t <sub>PWE</sub>	WE Pulse Width	7	-	8	_	ns
t <sub>SD</sub>	Data Setup to Write End	5	-	6	-	ns
t <sub>HD</sub>	Data Hold from Write End		-	0	-	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[8]</sup>	HIGH to Low-Z <sup>[8]</sup> 3 – 3		_	ns	
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[7, 8]</sup>	_	5		6	ns
t <sub>BW</sub>	Byte Enable to End of Write	7	_	8	_	ns

#### Notes

Notes
 Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
 t<sub>POWER</sub> gives the minimum amount of time that the power supply must be at typical V<sub>CC</sub> values until the first memory access can be performed.
 t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub> and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (d) of "AC Test Loads and Waveforms" on page 5.Transition is measured when the outputs enter a high impedance state.
 At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZDE</sub> is less than t<sub>LZDE</sub>, t<sub>HZBE</sub> is less than t<sub>LZWE</sub> for any device.
 The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data setup and hold timing must refer to the leading edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



# **Switching Waveforms**

Figure 4. Read Cycle No. 1<sup>[11, 12]</sup>





Figure 5. Read Cycle No. 2 (OE Controlled) [12, 13]



<sup>11. &</sup>lt;u>Dev</u>ice is continuously selected. <u>OE</u>, <u>CE</u> = V<sub>IL</sub>, <u>BHE</u>, <u>BLE</u>, or both = V<sub>IL</sub>.

12. <u>WE</u> is HIGH for Read cycle.

13. Address valid before or coincident with <u>CE</u> transition LOW.



# Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 ( $\overline{\text{CE}}$  Controlled) [14, 15]





Figure 7. Write Cycle No. 2 (BLE or BHE Controlled)




<sup>14.</sup> Data I/O is high-impedance if OE, or BHE, BLE, or both = V<sub>IH</sub>.

15. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



# Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [16]



16. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



# **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> –I/O <sub>15</sub>	Mode	Power
Н	Χ	Χ	Χ	Х	High-Z	High-Z	Power Down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data Out	High-Z	Read Lower Bits Only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High-Z	Data Out	Read Upper Bits Only	Active (I <sub>CC</sub> )
L	Χ	L	L	L	Data In	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data In	High-Z	Write Lower Bits Only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High-Z	Data In	Write Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High-Z	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )




# **Ordering Information**

Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at <a href="https://www.cypress.com/products">www.cypress.com/products</a> or contact your local sales representative. Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at <a href="http://www.cypress.com/go/datasheet/offices">http://www.cypress.com/go/datasheet/offices</a>.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1051DV33-10BAXI	51-85193	48-ball FBGA (Pb-free)	Industrial
	CY7C1051DV33-10ZSXI	51-85087	44-pin TSOP II (Pb-free)	
12	CY7C1051DV33-12ZSXI	51-85087	44-pin TSOP II (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of these parts.


## **Ordering Code Definitions**





# **Package Diagrams**


Figure 9. 48-Ball FBGA (6 x 8 x 1.2 mm), 51-85193





# Package Diagrams (continued)

Figure 10. 44-Pin Thin Small Outline Package Type II, 51-85087



# 51-85087 \*E

## **Acronyms**

Acronym	Description	
CE	chip enable	
CMOS	complementary metal oxide semiconductor	
I/O	input/output	
OE	output enable	
SRAM	static random access memory	
SOJ	small outline J-lead	
TSOP	thin small outline package	
VFBGA	very fine-pitch ball grid array	

## **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure		
ns	nanosecond		
V	volt		
μΑ	microampere		
mA	milliampere		
mV	millivolt		
mW	milliwatt		
MHz	megahertz		
pF	picofarad		
°C	degree Celsius		
W	watt		



# **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	342195	PCI	See ECN	New Datasheet
*A	380574	SYT	See ECN	Redefined $I_{CC}$ values for Com'l and Ind'l temperature ranges $I_{CC}$ (Com'l): Changed from 110, 90 and 80 mA to 110, 100 and 95 mA for 8, 10 and 12 ns speed bins respectively $I_{CC}$ (Ind'l): Changed from 110, 90 and 80 mA to 120, 110 and 105 mA for 8, 10 and 12 ns speed bins respectively Changed the Capacitance values from 8 pF to 10 pF on Page # 3
*B	485796	NXR	See ECN	Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed -8 and -12 Speed bins from product offering, Removed Commercial Operating Range option, Modified Maximum Ratings for DC input voltage from -0.5 V to -0.3 V and $V_{CC} + 0.5  \text{V}$ to $V_{CC} + 0.3  \text{V}$ Changed the Description of $I_{IX}$ from Input Load Current to Input Leakage Current. Changed $t_{HZBE}$ from 5 ns to 6 ns Updated footnote #7 on High-Z parameter measurement Added footnote #11 Updated the Ordering Information table and Replaced Package Name column with Package Diagram.
*C	866000	NXR	See ECN	Changed ball E3 from V <sub>SS</sub> to NC in FBGA pin configuration
*D	1513285	VKN/AESA	See ECN	Converted from preliminary to final Changed t <sub>HZBE</sub> from 6 ns to 5 ns for 10 ns speed bin Added 12 ns speed bin Changed t <sub>OHA</sub> spec from 3 ns to 2.5 ns Updated Ordering information table
*E	2911009	VKN	04/12/10	Replaced 48-Ball (7 x 8.5 x 1.2 mm) FBGA with 48-Ball (6 x 8 x 1.2mm) FBGA Updated Package diagrams, Updated ordering information.
*F	3086522	PRAS	11/15/2010	Included Auto-E information (preliminary) in Ordering Information.
*G	3112625	AJU	12/16/2010	Added Ordering Code Definitions.
*H	3369149	TAVA	09/12/2011	Removed all references to Automotive information.
*	4530449	MEMJ	10/10/2014	Updated Switching Waveforms: Added Note 16 and referred the same note in Figure 8. Updated Package Diagrams: spec 51-85087 – Changed revision from *D to *E. Updated in new template. Completing Sunset Review.
*J	4578447	MEMJ	01/16/2015	Added related documentation hyperlink in page 1. Removed the prune part number CY7C1051DV33-12BAXI in Ordering Information.



# Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers

Lighting & Power Control

Memory PSoC

Interface

Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

## PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

# **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

## **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2005-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.