


80 watt + 80 watt dual BTL class-D audio amplifier



PowerSSO-36 exposed pad up

Features

- 80 W + 80 W output power at THD = 10% with R_L = 6 Ω and V_{CC} = 32 V
- 70 W + 70 W output power at THD = 10% with R_L = 8 Ω and V_{CC} = 34 V
- Wide-range single-supply operation (14 36 V)
- High efficiency ($\eta = 90\%$)
- Four selectable, fixed gain settings of nominally 25.6 dB, 31.6 dB, 35.1 dB and 37.6 dB
- · Differential inputs minimize common-mode noise
- · Standby and mute features
- · Short-circuit protection
- · Thermal overload protection
- · Externally synchronizable

Description

The TDA7498L is a dual BTL class-D audio amplifier with single power supply designed for home systems and active speaker applications.

It comes in a 36-pin PowerSSO package with exposed pad up (EPU) to facilitate mounting a separate heatsink.

Product status link
TDA7498L

Product summary				
Order code	TDA7498LTR			
Temperature range	-40 to 85 °C			
Package	PowerSSO36 (EPU)			
Packing	Tape and reel			



1 Device block diagram

Figure 1. Internal block diagram (showing one channel only) shows the block diagram of one of the two identical channels of the TDA7498L.




Figure 1. Internal block diagram (showing one channel only)


DS6539 - Rev 6 page 2/23



2 Pin description

2.1 Pinout

Figure 2. Pin connections (top view, PCB view)



DS6539 - Rev 6 page 3/23



2.2 Pin list

Table 1. Pin description list

Number	Name	Туре	Description
1	SUB_GND	PWR	Connect to the frame
2,3	OUTPB	0	Positive PWM for right channel
4,5	PGNDB	PWR	Power stage ground for right channel
6,7	PVCCB	PWR	Power supply for right channel
8,9	OUTNB	0	Negative PWM output for right channel
10,11	OUTNA	0	Negative PWM output for left channel
12,13	PVCCA	PWR	Power supply for left channel
14,15	PGNDA	PWR	Power stage ground for left channel
16,17	OUTPA	0	Positive PWM output for left channel
18	PGND	PWR	Power stage ground
19	VDDPW	0	3.3-V (nominal) regulator output referred to ground for power stage
20	STBY	I	Standby mode control
21	MUTE	I	Mute mode control
22	INPA	I	Positive differential input of left channel
23	INNA	I	Negative differential input of left channel
24	ROSC	0	Master oscillator frequency-setting pin
25	SYNCLK	I/O	Clock in/out for external oscillator
26	VDDS	0	3.3-V (nominal) regulator output referred to ground for signal blocks
27	SGND	PWR	Signal ground
28	DIAG	0	Open-drain diagnostic output
29	SVR	0	Supply voltage rejection
30	GAIN0	ı	Gain setting input 1
31	GAIN1	I	Gain setting input 2
32	INPB	ı	Positive differential input of right channel
33	INNB	ı	Negative differential input of right channel
34	VREF	0	Half VDDS (nominal) referred to ground
35	SVCC	PWR	Signal power supply decoupling
36	VSS	0	3.3-V (nominal) regulator output referred to power supply
-	EP	-	Exposed pad for heatsink, to be connected to ground

DS6539 - Rev 6 page 4/23



3 Electrical specifications

3.1 Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC_MAX}	DC supply voltage for pins PVCCA, PVCCB, SVCC	45	V
V _{L_MAX}	Voltage limits for input pins STBY, MUTE, INNA, INPA, INNB, INPB, GAIN0, GAIN1	-0.3 to 3.6	V
T _{j_MAX}	Operating junction temperature	0 to 150	°C
T _{stg}	Storage temperature	-40 to 150	°C

Note:

warning: stresses beyond those listed under "Absolute maximum ratings" make cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended operating condition" are not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. In the real application, the power supply with the nominal value rated in the recommended operating conditions may rise beyond the maximum operating condition for a short time when no or very low current is sunk (amplifier in mute state). In this case the reliability of the device is guaranteed, provided that the absolute maximum rating is not exceeded.

3.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Min.	Тур.	Max.	Unit
R _{th j-case}	Thermal resistance, junction to case	-	2	3	°C/W

3.3 Recommended operating conditions

Table 4. Recommended operating conditions

Symbol	Parameter		Тур.	Max.	Unit
V _{CC}	Supply voltage for pins PVCCA, PVCCB		-	36	V
Tamb	Ambient operating temperature	-20	-	85	°C

DS6539 - Rev 6 page 5/23



3.4 Electrical characteristics

Unless otherwise stated, the values in the table below are specified for the conditions: V_{CC} = 32 V, R_L = 6 Ω , R_{OSC} = R3 = 39 k Ω , C8 = 100 nF, f = 1 kHz, G_V = 25.6 dB Tamb = 25 °C.

Table 5. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Iq	Total quiescent current	No LC filter, no load	-	40	60	mA	
I _{qSTBY}	Quiescent current in standby	-		1	10	μΑ	
W	Outrot office to called a	Play mode	-100	-	100	>/	
Vos	Output offset voltage	Mute mode	-60	-	60	mV	
I _{OCP}	Overcurrent protection threshold	R _L = 0 Ω	5.0	6.0	-	Α	
T _{jS}	Junction temperature at thermal shutdown	-	-	150	-	°C	
R _i	Input resistance	Differential input	48	60	-	kΩ	
V _{OVP}	Overvoltage protection threshold	-	42	43	-	V	
V _{UVP}	Undervoltage protection threshold	-	-	-	8	V	
		High side	-	0.2	-	_	
R_{dsON}	Power transistor on-resistance	Low side	-	0.2	-	Ω	
	0.4	THD = 10%	-	80	-	10/	
P _o	Output power	THD = 1%	-	65	-	W	
Po	Output power	$R_L = 8 \Omega$, THD = 10%, $V_{CC} = 32 V$	-	65	-	W	
P_{D}	Dissipated power	P _o = 80 W + 80 W, THD = 10%	-	16	-	W	
η	Efficiency	P _o = 80 W + 80 W	-	90	-	%	
THD	Total harmonic distortion	P _o = 1 W	-	0.1	-	%	
		GAIN0 = L, GAIN1 = L	24.6	25.6	26.6		
0	Olega di la conscission	GAIN0 = L, GAIN1 = H	30.6	31.6	32.6	- dB	
G_V	Closed-loop gain	GAIN0 = H, GAIN1 = L	34.1	35.1	36.1		
		GAIN0 = H, GAIN1 = H	36.6	37.6	38.6		
ΔG_V	Gain matching	-	-1	-	1	dB	
C _T	Crosstalk	f = 1 kHz, P _o = 1 W	50	70	-	dB	
- N I	T-t-tit	A Curve, G _V = 20 dB	-	15	-		
eN	Total input noise	f = 22 Hz to 22 kHz	-	25	50	μV	
SVRR	Supply voltage rejection ratio	fr = 100 Hz, Vr = 0.5 Vpp, C_{SVR} = 10 μF	-	70	-	dB	
T _r , T _f	Rise and fall times	-	_	50	-	ns	
f _{SW}	Switching frequency	Internal oscillator	290	310	330	kHz	
		With internal oscillator (1)	250	-	400		
f _{SWR}	Output switching frequency range	With external oscillator (2)	250	-	400	kHz	
V _{inH}	Digital input high (H)		2.3	-	-	,,,	
V _{inL}	Digital input low (L)	-	_	-	0.8	V).8	

DS6539 - Rev 6 page 6/23



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V	Pin STBY voltage high (H)		2.7	-	-	V
V _{STBY}	Pin STBY voltage low (L)	-	-	-	0.5	V
V=	Pin MUTE voltage high (H)	-	2.5	-	-	V
V _{MUTE}	Pin MUTE voltage low (L)		-	-	0.8	V
A _{MUTE}	Mute attenuation	V _{MUTE} < 0.8 V	-	70	-	dB

^{1.} $f_{SW} = 10^6 / ((16 * R_{OSC} + 182) * 4)$ kHz, $f_{SYNCLK} = 2 * f_{SW}$ with R3 = 39 k Ω (see Figure 20. Application circuit).

DS6539 - Rev 6 page 7/23

^{2.} $f_{SW} = f_{SYNCLK} / 2$ with the external oscillator.



4 Characterization curves


Figure 20. Application circuit shows the test circuit with which the characterization curves, shown in the next sections, were measured. Figure 3. Test board below shows the PCB layout.

4.1 PCB layout


Figure 3. Test board

Top view


Bottom view



Top copper



Bottom copper



4.2 Characterization curves

Unless otherwise stated the measurements were made under the following conditions:

DS6539 - Rev 6 page 8/23



 V_{CC} = 32 V, f = 1 kHz, G_{V} = 25.6 dB, R_{OSC} = 39 k Ω , C_{OSC} = 100 nF, Tamb = 25 $^{\circ}C$

4.2.1 For $R_L = 6 Ω$







Figure 5. THD vs. output power (1 kHz)






DS6539 - Rev 6 page 9/23









DS6539 - Rev 6 page 10/23




4.2.2 For $R_L = 8 Ω$






DS6539 - Rev 6 page 11/23








DS6539 - Rev 6 page 12/23



5 Application information

5.1 Application circuit

Figure 20. Application circuit



5.2 Mode selection

The three operating modes of the TDA7498L are set by the two inputs, STBY (pin 20) and MUTE (pin 21).

- Standby mode: all circuits are turned off, very low current consumption.
- Mute mode: inputs are connected to ground and the positive and negative PWM outputs are at 50% duty cycle.
- Play mode: the amplifiers are active.

The protection functions of the TDA7498L are enabled by pulling down the voltages of the STBY and MUTE inputs shown in Figure 21. Standby and mute circuits. The input current of the corresponding pins must be limited to 200 μ A.

Table 6. Mode settings

Mode	STBY	MUTE
Standby	L (1)	X (don't care)
Mute	H ⁽¹⁾	L
Play	Н	Н

1. Drive levels defined in Table 5. Electrical characteristics

DS6539 - Rev 6 page 13/23

Figure 21. Standby and mute circuits





Figure 22. Turn on/off sequence for minimizing speaker "pop"



5.3 Gain settings

The gain of the TDA7498L is set by the two inputs, GAIN0 (pin 30) and GAIN1 (pin31). Internally, the gain is set by changing the feedback resistors of the amplifier.

Table 7. Gain settings

GAIN0	GAIN1	Nominal gain, G _v (dB)
L	L	25.6
L	Н	31.6
Н	L	35.6
Н	Н	37.6

DS6539 - Rev 6 page 14/23





5.4 Input resistance and capacitance

The input impedance is set by an internal resistor Ri = $60 \text{ k}\Omega$ (typical). An input capacitor (Ci) is required to couple the AC input signal.

The equivalent circuit and frequency response of the input components are shown in Figure 23. Input circuit and frequency response. For Ci = 470 nF the high-pass filter cutoff frequency is below 20 Hz: $f_C = 1 / (2 * \pi * Ri * Ci)$

Figure 23. Input circuit and frequency response





5.5 Internal and external clocks

The clock of the class-D amplifier can be generated internally or can be driven by an external source.

If two or more class-D amplifiers are used in the same system, it is recommended that all devices operate at the same clock frequency. This can be implemented by using one TDA7498L as master clock, while the other devices are in slave mode, that is, externally clocked. The clock interconnect is via pin SYNCLK of each device. As explained below, SYNCLK is an output in master mode and an input in slave mode.

5.5.1 Master mode (internal clock)

Using the internal oscillator, the output switching frequency, f_{SW} , is controlled by the resistor, R_{OSC} , connected to pin ROSC:

 $f_{SW} = 10^6 / [(R_{OSC} * 16 + 182) * 4] \text{ kHz}$

where R_{OSC} is in $k\Omega$.

In master mode, pin SYNCLK is used as a clock output pin whose frequency is:

f_{SYNCLK} = 2 * f_{SW}

DS6539 - Rev 6 page 15/23



For master mode to operate correctly then resistor R_{OSC} must be less than 60 k Ω as given below in Table 8. How to set up SYNCLK.

5.5.2 Slave mode (external clock)

In order to accept an external clock input the pin ROSC must be left open, that is, floating. This forces pin SYNCLK to be internally configured as an input as given in Table 8. How to set up SYNCLK.


The output switching frequency of the slave devices is:

 $f_{SW} = f_{SYNCLK} / 2$

Table 8. How to set up SYNCLK

Mode	ROSC	SYNCLK
Master	R _{OSC} < 60 kΩ	Output
Slave	Floating (not connected)	Input


Figure 24. Master and slave connection



5.6 Output low-pass filter

To avoid EMI problems, it may be necessary to use a low-pass filter before the speaker. The cutoff frequency should be larger than 22 kHz and much lower than the output switching frequency. It is necessary to choose the L and C component values depending on the loudspeaker impedance. Some typical values, which give a cutoff frequency of 27 kHz, are shown in Figure 25. Typical LC filter for an 8 Ω speaker and Figure 26. Typical LC filter for a 6 Ω speaker below.

Figure 25. Typical LC filter for an 8 Ω speaker



DS6539 - Rev 6 page 16/23




Figure 26. Typical LC filter for a 6 Ω speaker

PWM_P □ 220nF 680nF 6ohm 22ohm 220nF

220nF

8ohm

5.7 **Protection functions**

The TDA7498L is fully protected against overvoltages, undervoltages, overcurrents and thermal overloads as explained here.

22uH

PWM_N □

Overvoltage protection (OVP)

If the supply voltage exceeds the value for $V_{\mbox{OVP}}$ given in Table 5. Electrical characteristics , the overvoltage protection is activated which forces the outputs to the high-impedance state. When the supply voltage falls back to within the operating range, the device restarts.

Undervoltage protection (UVP)

If the supply voltage drops below the value for V_{UVP} given in Table 5. Electrical characteristics , the undervoltage protection is activated which forces the outputs to the high-impedance state. When the supply voltage falls back to within the operating range, the device restarts.

Overcurrent protection (OCP)

If the output current exceeds the value for I_{OCP} given in Table 5. Electrical characteristics , the overcurrent protection is activated which forces the outputs to the high-impedance state. Periodically, the device attempts to restart. If the overcurrent condition is still present then the OCP remains active. The restart time, TOC, is determined by the RC components connected to pin STBY.

Thermal protection (OTP)

If the junction temperature, T_i, reaches 145 °C (nominally), the device goes to mute mode and the positive and negative PWM outputs are forced to 50% duty cycle. If the junction temperature reaches the value for T_i given in Table 5. Electrical characteristics, the device shuts down and the output is forced to the high-impedance state. When the device cools sufficiently, the device restarts.

5.8 Diagnostic output

The output pin DIAG is an open drain transistor. When any protection is activated it switches to the highimpedance state. The pin can be connected to a power supply (< 36 V) by a pull-up resistor whose value is limited by the maximum sinking current (200 µA) of the pin.

DS6539 - Rev 6 page 17/23

TDA 7498L Protection logic

Figure 27. Behavior of pin DIAG for various protection conditions

Protection logic

Restart

Overcurrent protection

OV, UV, OT protection

DS6539 - Rev 6 page 18/23




6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

6.1 PowerSSO-36 EPU package information

Figure 28. PowerSSO-36 EPU package outline



DS6539 - Rev 6 page 19/23



Table 9. PowerSSO-36 EPU package mechanical data

Comple of		mm			inches	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
А	2.15	-	2.45	0.085	-	0.096
A2	2.15	-	2.35	0.085	-	0.093
a1	0	-	0.10	0	-	0.004
b	0.18	-	0.36	0.007	-	0.014
С	0.23	-	0.32	0.009	-	0.013
D	10.10	-	10.50	0.398	-	0.413
E	7.40	-	7.60	0.291	-	0.299
е	-	0.5	-	-	0.020	-
e3	-	8.5	-	-	0.335	-
F	-	2.3	-	-	0.091	-
G	-	-	0.10	-	-	0.004
Н	10.10	-	10.50	0.398	-	0.413
h	-	-	0.40	-	-	0.016
k	0	-	8 degrees	0	-	8 degrees
L	0.55	-	0.85	0.022	-	0.033
М	-	4.30	-	-	0.169	-
N	-	-	10 degrees	-	-	10 degrees
0	-	1.20	-	-	0.047	-
Q	-	0.80	-	-	0.031	-
S	-	2.90	-	-	0.114	-
Т	-	3.65	-	-	0.144	-
U	-	1.00	-	-	0.039	-
Х	4.10	-	4.70	0.161	-	0.185
Y	6.50	-	7.10	0.193	-	0.280

DS6539 - Rev 6 page 20/23



Revision history

Table 10. Document revision history

Date	Revision	Changes	
04-Dec-2009	1	Initial release.	
	2	Removed datasheet preliminary status, updated Section Features list and Table 1. Device summary	
02-Jul-2010		Updated minimum supply voltage and temperature range in Table 5. Recommended operating conditions	
		Updated typical power output for 8 Ω to 32 V in Table 6. Electrical specifications	
12-Sep-2011	3	Updated OUTNA in Table 2. Pin description list; minor textual updates	
09-Sep-2015	4	Updated VCC_MAX in Table 3. Absolute maximum ratings and dimension L Table 10. PowerSSO-36 EPU package mechanical data	
24-Jan-2019	5	Updated product summary table in cover page	
26-Jul-2020	6	Updated Figure 28 and Y min. value in Table 9	

DS6539 - Rev 6 page 21/23



Contents

1	Dev				
2	Pin	descrip	otion		
	2.1	Pinout	ıt		
	2.2	Pin lis	st	4	
3	Electrical specifications				
	3.1	Absolu	ute maximum ratings	5	
	3.2	Therm	nal data	5	
	3.3	Recon	mmended operating conditions	5	
	3.4	Electri	rical specifications	6	
4	Cha	racteriz	zation curves		
	4.1	PCB la	ayout	8	
	4.2	Chara	acterization curves	8	
		4.2.1	For $R_L = 6 \Omega$		
		4.2.2	For $R_L = 8 \Omega$		
5	Арр	lication	n information		
	5.1	Applic	cation circuit		
	5.2	Mode	selection		
	5.3	Gain s	setting		
	5.4	Input r	resistance and capacitance		
	5.5	Interna	al and external clocks		
		5.5.1	Master mode (internal clock)		
		5.5.2	Slave mode (external clock)	16	
	5.6	Outpu	ut low-pass filter	16	
	5.7	Protec	ction functions		
	5.8	Diagn	nostic output		
6	Pac	kage in	formation		
	6.1	Power	rSSO-36 EPU package information	19	
Re	vision	history	/		



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

DS6539 - Rev 6 page 23/23