

November 2013

FDMC86106LZ

N-Channel Shielded Gate PowerTrench[®] MOSFET 100 V, 7.5 A, 103 m Ω

Features

- Shielded Gate MOSFET Technology
- Max $r_{DS(on)}$ = 103 m Ω at V_{GS} = 10 V, I_D = 3.3 A
- Max $r_{DS(on)}$ = 153 m Ω at V_{GS} = 4.5 V, I_D = 2.7 A
- HBM ESD protection level > 3 KV typical (Note 4)
- 100% UIL Tested
- RoHS Compliant





General Description

This N-Channel logic Level MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench[®] process that incorporates Shielded Gate technology. This process has been optimized for the on-state resistance and yet maintain superior switching performance. G-S zener has been added to enhance ESD voltage level.

Application

■ DC - DC Conversion





WILF 3.3X3.3

MOSFET Maximum Ratings $T_A = 25$ °C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V_{DS}	Drain to Source Voltage			100	V
V_{GS}	Gate to Source Voltage			±20	V
	Drain Current -Continuous (Package limited)	T _C = 25 °C		7.5	
	-Continuous (Silicon limited) T _C = 25			9.6	^
ID	-Continuous	T _A = 25 °C	(Note 1a)	3.3	A
	-Pulsed			15	
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	12	mJ
Б	Power Dissipation	T _C = 25 °C		19	W
P_{D}	Power Dissipation	T _A = 25 °C	(Note 1a)	2.3	VV
T_J , T_{STG}	Operating and Storage Junction Temperature R	ange		-55 to +150	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case		6.5	°C/W
Rela	Thermal Resistance, Junction to Ambient	(Note 1a)	53	C/VV

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMC86106Z	FDMC86106LZ	Power 33	13 "	12 mm	3000 units

Electrical Characteristics $T_J = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25 °C		73		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 80 V, V _{GS} = 0 V			1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μΑ

On Characteristics

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	1.0	1.8	2.2	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25 °C		-6		mV/°C
		$V_{GS} = 10 \text{ V}, I_D = 3.3 \text{ A}$		79	103	
r _{DS(on)}	r _{DS(on)} Static Drain to Source On Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 2.7 \text{ A}$		105	153	mΩ
		$V_{GS} = 10 \text{ V}, I_D = 3.3 \text{ A}, T_J = 125 \text{ °C}$		136	178	
9 _{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 3.3 \text{ A}$		11		S

Dynamic Characteristics

C _{iss}	Input Capacitance	V 50 V V 0 V	232	310	pF
Coss	Output Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1 MHz	45	60	pF
C _{rss}	Reverse Transfer Capacitance	1 - 1 1/1/12	2.4	5	pF
R_{q}	Gate Resistance		0.7		Ω


Switching Characteristics

t _{d(on)}	Turn-On Delay Time		4.5	10	ns
t _r	Rise Time	$V_{DD} = 50 \text{ V}, I_{D} = 3.3 \text{ A},$	1.3	10	ns
t _{d(off)}	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$	10	20	ns
t _f	Fall Time		1.4	10	ns
$Q_{g(TOT)}$	Total Gate Charge	V _{GS} = 0 V to 10 V	4	6	nC
$Q_{g(TOT)}$	Total Gate Charge	$V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 50 \text{ V},$ $I_{D} = 3.3 \text{ A}$	2	3	nC
Q _{gs}	Total Gate Charge	I _D = 3.3 A	0.8		nC
Q_{gd}	Gate to Drain "Miller" Charge		0.7		nC


Drain-Source Diode Characteristics

1 Veb Source to Drain Dioge Forward Voltage +		$V_{GS} = 0 \text{ V}, I_S = 3.3 \text{ A}$ (Note 2)		0.85	1.3	\/
		$V_{GS} = 0 \text{ V}, I_S = 2 \text{ A}$ (Note 2)		0.82	1.2	V
t _{rr}	Reverse Recovery Time	I _E = 3.3 A. di/dt = 100 A/us		33	54	ns
Q _{rr}	Reverse Recovery Charge			23	38	nC
NOTES						

^{1.} $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a. 53 °C/W when mounted on a 1 in² pad of 2 oz copper



b. 125 °C/W when mounted on a minimum pad of 2 oz copper

^{2.} Pulse Test: Pulse Width < 300 $\mu\text{s},$ Duty cycle < 2.0%.

^{3.} Starting T $_{J}$ = 25 °C; N-ch: L = 1.0 mH, I $_{AS}$ = 5.0 A, V $_{DD}$ = 90 V, V $_{GS}$ = 10 V.

^{4.} The diode connected between gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

Typical Characteristics T_{.I} = 25 °C unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics $T_J = 25$ °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Maximum Continuous Drain Current vs Case Temperature




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Gate Leakage Current vs Gate to Source Voltage




Figure 12. Forward Bias Safe Operating Area

Typical Characteristics $T_J = 25$ °C unless otherwise noted




Figure 13. Single Pulse Maximum Power Dissipation





Figure 14. Junction-to-Ambient Transient Thermal Response Curve







TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ AX-CAP[®] BitSiC™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTL™

Current Transfer Logic™ DEUXPEED® Dual Cool™

EcoSPARK® EfficentMax™ **ESBC™**

Fairchild® Fairchild Semiconductor®

FACT Quiet Series™ FACT® FAST® FastvCore™ FETBench™ FPS™

F-PFS™ FRFET® Global Power ResourceSM

GreenBridge™ Green FPS™ Green FPS™ e-Series™

Gmax™ GTO™ IntelliMAX™ ISOPLANAR™

Marking Small Speakers Sound Louder and Better™

MegaBuck™ MICROCOUPLER™ MicroFET™

MicroPak™ MicroPak2™ $MillerDrive^{TM}$ $MotionMax^{\mathsf{TM}}$ mWSaver® OptoHiT™ OPTOLOGIC® OPTOPLANAR® $(1)_{\mathbb{R}}$ PowerTrench® PowerXS™

Programmable Active Droop™ **OFET**

QSTM Quiet Series™ RapidConfigure™ тм

Saving our world, 1mW/W/kW at a time™ SignalWise™

SmartMax™ SMART START™

Solutions for Your Success™ SPM®

STEALTH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS[®] . SyncFET™

Sync-Lock™ SYSTEM ®* TinyBoost[®] TinyBuck[®] TinyCalc™ TinyLogic[®] TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®* μSerDes™

UHC® Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™ XSTM

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information Formative / In Design		Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 166