

NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc

DATASHEET

CA3102

Dual High Frequency Differential Amplifier For Low Power Applications Up to 500MHz

FN611 Rev 7.00 October 12, 2005

The CA3102 consists of two independent differential amplifiers with associated constant current transistors on a common monolithic substrate. The six transistors which comprise the amplifiers are general purpose devices which exhibit low 1/f noise and a value of f_T in excess of 1GHz. These features make the CA3102 useful from DC to 500MHz. Bias and load resistors have been omitted to provide maximum application flexibility.

The monolithic construction of the CA3102 provides close electrical and thermal matching of the amplifiers. This feature makes this device particularly useful in dual channel applications where matched performance of the two channels is required.

The CA3102 has a separate substrate connection for greater design flexibility.

Ordering Information

PART NUMBER (BRAND)	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
CA3102E (CA3102E)	-55 to 125	14 Ld PDIP	E14.3
CA3102M (3102)	-55 to 125	14 Ld SOIC	M14.15
CA3102MZ (CA3102MZ) (Note)	-55 to 125	14 Ld SOIC (Pb-free)	M14.15

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Features


- Two Differential Amplifiers on a Common Substrate
- · Independently Accessible Inputs and Outputs
- Full Military Temperature Range -55°C to 125°C
- · Pb-Free Plus Anneal Available (RoHS Compliant)

Applications

- VHF Amplifiers
- VHF Mixers
- Multifunction Combinations RF/Mixer/Oscillator; Converter/IF
- · IF Amplifiers (Differential and/or Cascode)
- · Product Detectors
- · Doubly Balanced Modulators and Demodulators
- · Balanced Quadrature Detectors
- · Cascade Limiters
- · Synchronous Detectors
- · Balanced Mixers
- · Synthesizers
- · Balanced (Push-Pull) Cascode Amplifiers
- · Sense Amplifiers

Pinout

CA3102 (PDIP, SOIC) TOP VIEW



Thermal Information **Absolute Maximum Ratings** θ_{JA} (°C/W) Thermal Resistance (Typical, Note 2) Collector-to-Base Voltage, V_{CBO}. 20V Collector-to-Substrate Voltage, V_{CIO} (Note 1). 20V Emitter-to-Base Voltage, V_{EBO} 5V Maximum Power Dissipation (Any One Transistor) 300mW Maximum Junction Temperature (Plastic Package) 150°C Maximum Storage Temperature Range.....-65°C to 150°C **Operating Conditions** Maximum Lead Temperature (Soldering 10s) 300°C (SOIC - Lead Tips Only) Temperature Range -55°C to 125°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 1. The collector of each transistor of the CA3102 is isolated from the substrate by an integral diode. The substrate (Terminal 9) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.
- 2. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications T_A = 25°C

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
DC CHARACTERISTICS FOR EACH DIFF	ERENTIAL A	MPLIFIER		<u>'</u>		"	
Input Offset Voltage (Figures 1, 4)	V _{IO}			-	0.25	5.0	mV
Input Offset Current (Figure 1)	I _{IO}	I ₃ = I ₉ = 2mA		-	0.3	3.0	μА
Input Bias Current (Figures 1, 5)	I _B			-	13.5	33	μА
Temperature Coefficient Magnitude of Input Offset Voltage	$\frac{\Delta V_{IO}}{\Delta T}$			-	1.1	-	μV/ ^o C
DC CHARACTERISTICS FOR EACH TRA	NSISTOR	•				_ !	
DC Forward Base-to-Emitter Voltage (Figure 6)	VBE	V_{CE} = 6V, I_{C} = 1mA		674	774	874	mV
Temperature Coefficient of Base-to-Emitter Voltage (Figure 6)	$\frac{\Delta V_{BE}}{\Delta T}$	V _{CE} = 6V, I _C = 1mA		-	-0.9	-	mV/ ^o C
Collector Cutoff Current (Figure 7)	I _{CBO}	V _{CB} = 10V, I _E = 0		-	0.0013	100	nA
Collector-to-Emitter Breakdown Voltage	V _{(BR)CEO}	I _C = 1mA, I _B = 0		15	24	-	V
Collector-to-Base Breakdown Voltage	V _{(BR)CBO}	$I_C = 10\mu A, I_E = 0$		20	60	-	V
Collector-to-Substrate Breakdown Voltage	V _{(BR)CIO}	$I_C = 10\mu A, I_B = I_E = 0$		20	60	-	V
Emitter-to-Base Breakdown Voltage	V _{(BR)EBO}	$I_E = 10\mu A, I_C = 0$		5	7	-	V
DYNAMIC CHARACTERISTICS FOR EACH	CH DIFFEREN	TIAL AMPLIFIER					
1/f Noise Figure (For Single Transistor) (Figure 12)	NF	$f = 100kHz, R_S = 500\Omega,$ $I_C = 1mA$		-	1.5	-	dB
Gain Bandwidth Product (For Single Transistor) (Figure 11)	f _T	V _{CE} = 6V, I _C = 5mA		-	1.35	-	GHz
Collector-Base Capacitance (Figure 8)	C _{CB}	I _C = 0,	Note 3	-	0.28	-	pF
		V _{CB} = 5V	Note 4	-	0.15	-	pF
Collector-Substrate Capacitance (Figure 8)	C _{Cl}	I _C = 0, V _{CI} = 5V		-	1.65	-	pF
Common Mode Rejection Ratio	CMRR	I ₃ = I ₉ = 2mA		-	100	-	dB
AGC Range, One Stage (Figure 2)	AGC	Bias Voltage = -6V		-	75	-	dB
Voltage Gain, Single-Ended Output (Figures 2, 9, 10)	Α	Bias Voltage = -4.2V, f = 10MHz		18	22	-	dB



Electrical Specifications T_A = 25°C (Continued)


PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Insertion Power Gain (Figure 3)		V _{CC} = 12V, for	Cascode	-	23	-	dB
Noise Figure (Figure 3)	NF	Cascode Configuration	Cascode	-	4.6	-	dB
Input Admittance	Y ₁₁	$I_3 = I_9 = 2mA$. For Diff. Amp. Configuration $I_3 = I_9 = 4mA$ (Each Collector $I_C \cong 2mA$) $f = 200MHz$	Cascode (Figures 14, 16, 18)	-	1.5 + j2.45	-	mS
			Diff. Amp. (Figures 15, 17, 19)	-	0.878 + j1.3	-	mS
Reverse Transfer Admittance	Y ₁₂		Cascode	-	0.0 - j0.008	-	mS
			Diff. Amp.	-	0.0 - j0.013	-	mS
Forward Transfer Admittance	Y ₂₁		Cascode (Figures 26, 28, 30)	-	17.9 - j30.7	-	mS
			Diff. Amp. (Figures 27, 29, 31)	-	-10.5 + j13	-	mS
Output Admittance	Y ₂₂		Cascode (Figures 20, 22, 24)	-	-0.503 - j15	-	mS
			Diff. Amp. (Figures 21, 23, 25)	-	0.071 + j0.62	-	mS

NOTES:


- 3. Terminals 1 and 14 or 7 and 8.
- 4. Terminals 13 and 4 or 6 and 11.

Schematic Diagram

CA3102E, CA3102M



Test Circuits






FIGURE 1. DC CHARACTERISTICS TEST CIRCUIT FOR CA3102

FIGURE 2. AGC RANGE AND VOLTAGE GAIN TEST CIRCUIT FOR CA3102




FIGURE 3. 200MHz CASCODE POWER GAIN AND NOISE FIGURE TEST CIRCUIT

Typical Performance Curves




FIGURE 4. INPUT OFFSET VOLTAGE vs EMITTER CURRENT




FIGURE 6. BASE-TO-EMITTER VOLTAGE vs COLLECTOR CURRENT




FIGURE 8. CAPACITANCE vs DC BIAS VOLTAGE




FIGURE 5. INPUT BIAS CURRENT vs EMITTER CURRENT




FIGURE 7. COLLECTOR CUTOFF CURRENT vs TEMPERATURE




FIGURE 9. VOLTAGE GAIN vs DC BIAS VOLTAGE




FIGURE 10. VOLTAGE GAIN vs FREQUENCY




FIGURE 12. 1/f NOISE FIGURE vs COLLECTOR CURRENT




FIGURE 14. INPUT ADMITTANCE (Y₁₁) vs FREQUENCY




FIGURE 11. GAIN BANDWIDTH PRODUCT VS COLLECTOR CURRENT




FIGURE 13. 1/f NOISE FIGURE vs COLLECTOR CURRENT




FIGURE 15. INPUT ADMITTANCE (Y₁₁) vs FREQUENCY






FIGURE 16. INPUT ADMITTANCE (Y₁₁) vs COLLECTOR SUPPLY VOLTAGE




FIGURE 18. INPUT ADMITTANCE (Y₁₁) vs EMITTER CURRENT




FIGURE 20. OUTPUT ADMITTANCE (Y₂₂) vs FREQUENCY




FIGURE 17. INPUT ADMITTANCE (Y_{11}) vs COLLECTOR SUPPLY VOLTAGE




FIGURE 19. INPUT ADMITTANCE (Y₁₁) vs EMITTER CURRENT




FIGURE 21. OUTPUT ADMITTANCE (Y22) vs FREQUENCY






FIGURE 22. OUTPUT ADMITTANCE (Y₂₂) vs COLLECTOR SUPPLY VOLTAGE




FIGURE 24. OUTPUT ADMITTANCE (Y22) vs EMITTER CURRENT




FIGURE 26. FORWARD TRANSFER ADMITTANCE (Y₂₁) vs FREQUENCY




FIGURE 23. OUTPUT ADMITTANCE (Y₂₂) vs COLLECTOR SUPPLY VOLTAGE




FIGURE 25. OUTPUT ADMITTANCE (Y22) vs EMITTER CURRENT




FIGURE 27. FORWARD TRANSFER ADMITTANCE (Y_{21}) vs FREQUENCY




FIGURE 28. FORWARD TRANSFER ADMITTANCE (Y₂₁) vs COLLECTOR SUPPLY VOLTAGE




FIGURE 29. FORWARD TRANSFER ADMITTANCE (Y₂₁) vs COLLECTOR SUPPLY VOLTAGE




FIGURE 30. FORWARD TRANSFER ADMITTANCE (Y_{21}) vs EMITTER CURRENT





FIGURE 31. FORWARD TRANSFER ADMITTANCE (Y₂₁) vs EMITTER CURRENT

Dual-In-Line Plastic Packages (PDIP)



NOTES:

- 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions.
 Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- 6. E and $\boxed{e_A}$ are measured with the leads constrained to be perpendicular to datum $\boxed{-C_-}$.
- 7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
- 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 -1.14mm).


E14.3 (JEDEC MS-001-AA ISSUE D)
14 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INCHES		MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8
С	0.008	0.014	0.204	0.355	-
D	0.735	0.775	18.66	19.68	5
D1	0.005	-	0.13	-	5
Е	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100 BSC		2.54 BSC		-
e _A	0.300 BSC		7.62	7.62 BSC	
e _B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	1	14		14	

Rev. 0 12/93

Page 10 of 11

Small Outline Plastic Packages (SOIC)



NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M14.15 (JEDEC MS-012-AB ISSUE C)
14 LEAD NARROW BODY SMALL OUTLINE PLASTIC
PACKAGE

	INCHES		MILLIM			
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
Α	0.0532	0.0688	1.35	1.75	-	
A1	0.0040	0.0098	0.10	0.25	-	
В	0.013	0.020	0.33	0.51	9	
С	0.0075	0.0098	0.19	0.25	-	
D	0.3367	0.3444	8.55	8.75	3	
Е	0.1497	0.1574	3.80	4.00	4	
е	0.050 BSC		1.27 BSC		-	
Н	0.2284	0.2440	5.80	6.20	-	
h	0.0099	0.0196	0.25	0.50	5	
L	0.016	0.050	0.40	1.27	6	
N	14		14		7	
α	0°	8º	0°	8º	-	

Rev. 0 12/93

© Copyright Intersil Americas LLC 2002-2005. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

