CMOS 16-bit MICROCONTROLLERS

TMP96PM40F

1. OUTLINE AND DEVICE CHARACTERISTICS

TMP96PM40F is high-speed advanced 16-bit microcontrollers developed for controlling medium to large-scale equipment. The TMP96C141BF does not have a ROM, the TMP96CM40F has a built-in ROM of 32K-byte, and the TMP96PM40 has a built-in OTP of 32K-byte.

It is possible to do write / verify of program data with using a adapter socket and general purpose EPROM writer (TC571000 mode).

TMP96PM40 is pin compatible with TMP96CM40 (mask ROM type).

TMP96CM40F is housed in an 80-pin flat package.

Product name	ROM	RAM	Package	Adapter socket name
TMP96PM40F	OTP type 32K × 8 bit	1K × 8 bit	80-FP	BM1139A



Figure1 TMP96PM40 Block Diagram

2. PIN ASSIGNMENT AND FUNCTIONS

The assignment of input / output pins for TMP96PM40, their name and outline functions are described below.

2.1 Pin Assignment

Figure 2.1 shows pin assignment of TMP96PM40F.



Figure 2.1 Pin Assignment (80-pin QFP)

2.2 Pin Names and Functions

TMP96PM40 has MCU mode and PROM mode.
The names of input/output pins and their functions are described below.

(1) MCU mode

Table 2.2 (1) Pin Names and Functions.

Pin name	Number of pins	I/O	Functions
P00 to P07 AD0 to AD7	8	I/O Tri-state	Port 0: I/O port that allows I/O to be selected on a bit basis Address/data (lower): 0 - 7 for address/data bus
P10 to P17 AD8 to AD15 A8 to A15	8	I/O Tri-state Output	Port 1: I/O port that allows I/O to be selected on a bit basis Address data (upper): 8 - 15 for address/data bus Address: 8 to 15 for address bus
P20 to P27 A0 to A7 A16 to A23	8	I/O Output Output	Port 2: I/O port that allows selection of I/O on a bit basis (with pull-down resistor) Address: 0 - 7 for address bus Address: 16 - 23 for address bus
P30 $\overline{RD}$	1	Output Output	Port 30: Output port Read: Strobe signal for reading external memory
P31 $\overline{WR}$	1	Output Output	Port 31: Output port Write: Strobe signal for writing data on pins AD0 - 7
P32 $\overline{HWR}$	1	I/O Output	Port 32: I/O port (with pull-up resistor) High write: Strobe signal for writing data on pins AD8 - 15
P33 $\overline{WAIT}$	1	I/O Input	Port 33: I/O port (with pull-up resistor) Wait: Pin used to request CPU bus wait
P34 $\overline{BUSRQ}$	1	I/O Input	Port34: I/O port (with pull-up resistor) Bus request: Signal used to request high impedance for AD0 - 15, A0 - 23, $\overline{RD}$, $\overline{WR}$,$\overline{HWR}$, R/$\overline{W}$, $\overline{RAS}$, $\overline{CS0}$, $\overline{CS1}$, and $\overline{CS2}$ pins. (For external DMAC)
P35 $\overline{BUSAK}$	1	I/O Output	Port 35: I/O port (with pull-up resistor) Bus acknowledge: Signal indicating that AD0-15, A0-23, $\overline{RD}$, $\overline{WR}$,$\overline{HWR}$, R/$\overline{W}$, $\overline{RAS}$, $\overline{CS0}$, $\overline{CS1}$, and $\overline{CS2}$ pins are at high impedance after receiving BUSRQ. (For external DMAC)
P36 R/$\overline{W}$	1	I/O Output	Port 36: I/O port (with pull-up resistor) Read/write: 1 represents read or dummy cycle; 0, write cycle.
P37 $\overline{RAS}$	1	I/O Output	Port 37: I/O port (with pull-up resistor) Row address strobe: Outputs RAS strobe for DRAM.
P40 $\overline{CS0}$ $\overline{CAS0}$	1	I/O Output Output	Port 40: I/O port (with pull-up resistor) Chip select 0: Outputs 0 when address is within specified address area. Column address strobe 0: Outputs CAS strobe for DRAM when address is within specified address area.

Note : With the external DMA controller, this device's built-in memory or built-in I/O cannot be accessed using the $\overline{BUSRQ}$ and $\overline{BUSAK}$ pins.

Pin name	Number of pins	I/O	Functions
P41 $\overline{CS1}$ $\overline{CAS1}$	1	I/O Output Output	Port 41: I/O port (with pull-up resistor) Chip select 1: Outputs 0 if address is within specified address area. Column address strobe 1: Outputs $\overline{CAS}$ strobe for DRAM if address is within specified address area.
P42 $\overline{CS2}$ $\overline{CAS2}$	1	I/O Output Output	Port 42: I/O port (with pull-down resistor) (Note1) Chip select 2: Outputs 0 if address is within specified address area. Column address strobe 2: Outputs $\overline{CAS}$ strobe for DRAM if address is within specified address area.
P50 to P53 AN0 to AN3	4	Input Input	Port 5: Input port Analog input: Input to A/D converter
VREF	1	Input	Pin for reference voltage input to A/D converter
AGND	1	Input	Ground pin for A/D converter
P60 to P63 PG00 to PG03	4	I/O Output	Ports 60 - 63: I/O ports that allow selection of I/O on a bit basis (with pull-up resistor) Pattern generator ports: 00 - 03
P64 to P67 PG10 to PG13	4	I/O Output	Ports 64 - 67: I/O ports that allow selection of I/O on a bit basis (with pull-up resistor) Pattern generator ports: 10 - 13
P70 TI0	1	I/O Input	Port 70: I/O port (with pull-up resistor) Timer input 0: Timer 0 input
P71 TO1	1	I/O Output	Port 71: I/O port (with pull-up resistor) Timer output 1: Timer 0 or 1 output
P72 TO2	1	I/O Output	Port 72: I/O port (with pull-up resistor) PWM output 2: 8-bit PWM timer 2 output
P73 TO3	1	I/O Output	Port 73: I/O port (with pull-up resistor) PWM output 3: 8-bit PWM timer 3 output
P80 TI4 INT4	1	I/O Input Input	Port 80: I/O port (with pull-up resistor) Timer input 4: Timer 4 count/capture trigger signal input Interrupt request pin 4: Interrupt request pin with programmable rising/falling edge
P81 TI5 INT5	1	I/O Input Input	Port 81: I/O port (with pull-up resistor) Timer input 5: Timer 4 count/capture trigger signal input Interrupt request pin 5: Interrupt request pin with rising edge
P82 TO4	1	I/O Output	Port 82: I/O port (with pull-up resistor) Timer output 4: Timer 4 output pin
P83 TO5	1	I/O Output	Port 83: I/O port (with pull-up resistor) Timer output 5: Timer 4 output pin

Note 1 : Case of the settable $\overline{CS2}$ or $\overline{CAS2}$; when TMP96PM40F is bus release, this pin is not added the internal pull-down resistor but is added the internal pull-up resistor.

Pin name	Number of pins	I/O	Functions
P84 TI6 INT6	1	I/O Input Input	Port 84: I/O port (with pull-up resistor) Timer input 6: Timer 5 count/capture trigger signal input Interrupt request pin 6: Interrupt request pin with programmable rising/falling edge
P85 TI7 INT7	1	I/O Input Input	Port 85: I/O port (with pull-up resistor) Timer input 7: Timer 5 count/capture trigger signal input Interrupt request pin 7: Interrupt request pin with rising edge
P86 TO6	1	I/O Output	Port 86: I/O port (with pull-up resistor) Timer output 6: Timer 5 output pin
P87 INT0	1	I/O Input	Port 87: I/O port (with pull-up resistor) Interrupt request pin 0: Interrupt request pin with programmable level/rising edge
P90 TXD0	1	I/O Output	Port 90: I/O port (with pull-up resistor) Serial send data 0
P91 RXD0	1	I/O Input	Port 91: I/O port (with pull-up resistor) Serial receive data 0
P92 $\overline{CTS0}$ SCLK0	1	I/O Input I/O	Port 92: I/O port (with pull-up resistor) Serial data send enable 0 (Clear to Send) Serial clock I/O 0
P93 TXD1	1	I/O Output	Port 93: I/O port (with pull-up resistor) Serial send data 1
P94 RXD1	1	I/O Input	Port 94: I/O port (with pull-up resistor) Serial receive data 1
P95 SCLK1	1	I/O I/O	Port 95: I/O port (with pull-up resistor) Serial clock I/O 1
$\overline{WDTOUT}$	1	Output	Watchdog timer output pin
$\overline{NMI}$	1	Input	Non-maskable interrupt request pin: Interrupt request pin with falling edge. Can also be operated at rising edge by program.
CLK	1	Output	Clock output: Outputs「X1÷4」clock. Pulled-up during reset.
$\overline{EA}$	1	Input	External access: 0 should be inputted with TMP96C141B. 1, with TMP96CM40 / TMP96PM40.
ALE	1	Output	Address latch enable
$\overline{RESET}$	1	Input	Reset: Initializes LSI. (With pull-up resistor)
X1/X2	2	I/O	Oscillator connecting pin
VCC	2		Power supply pin (+ 5V)
VSS	3		GND pin (0V)

Note : Pull-up/pull-down resistor can be released from the pin by software (except the $\overline{RESET}$ pin).

(2) PROMmode

Table 2.2 (2) Name and function of PROM mode

Pin function	Pin number	Input / Output	Function	Pin name (MCU mode)
A7 to A0	8	Input	Memory address of program	P27 to P20
A15 to A8	8	Input		P17 to P10
A16	1	Input		P33
D7 to D0	8	I/O	Memory data of pfogram	P07 to P00
$\overline{CE}$	1	Input	Chip enable	P32
$\overline{OE}$	1	Input	Output control	P30
$\overline{PGM}$	1	Input	Program control	P31
VPP	1	Power supply	12.75V/5V (Power supply of program)	$\overline{EA}$
VCC	2	Power supply	6.25V/5V	VCC
VSS	3	Power supply	0V	VSS
Pin function	Pin number	Input / Output	Disposal of pin	
P34	1	Input	Fix to low level (security pin)	
$\overline{RESET}$	1	Input	Fix to low level (PROM mode)	
CLK	1	Input		
ALE	1	Output	Open	
X1	1	Input	Crystal	
X2	1	Output		
P95 to P94, VREF	3	Input	Fix to high level	
AGND	1	Input	0V	
P37 to P35 P42 to P40 P53 to P50 P67 to P60 P73 to P70 P87 to P80 $\overline{NMI}$, $\overline{WDTOUT}$ P93 to P90	36	I/O	open	

3. OPERATION

This section describes the hardware and basic operation of TMP96PM40 device. TMP96PM40 is exchanged mask ROM of TMP96CM40 for PROM. The other specifications and functions are the same as TMP96CM40.

Check the 「7. Care Points and Restriction of TMP96C141B 」because of the Care described. Regarding the function of TMP96PM40 (not described), see the part of TMP96CM40 for ports functions and bus release functions, and see the part of TMP96C141B for other functions.

The operation modes are MCU mode and PROM mode.

TMP96C141B/TMP96CM40/TMP96PM40 have much the same function but they are different from following points.

Parameter	TMP96C141B	TMP96CM40	TMP96PM40
Interrnal ROM	Not exist	Mask ROM32K byte	PROM32K byte
P00 to P07, AD0 to AD7	Only AD0 to AD7	After reset P00 to P07	
P10 to P17, AD8 to AD15, A8 to A15	Only AD8 to AD15	After reset P10 to P17	
P30, $\overline{RD}$	Only $\overline{RD}$	After reset P30	
P31, $\overline{WR}$	Only $\overline{WR}$	After reset P31	
Pin state at the bus release	TMP96C141B see Table 3.5 (1)	TMP96CM40 see Table 3.3 (1)	

3.1 MCU mode

(1) Mode-setting and function

The MCU mode is set by opening the CLK pin (Output status).

In the MCU mode, the operation is same as that of TMP96CM40.

(2) Memory Map

The memory map of TMP96PM40 is same as that of TMP96CM40.

Figure 3.1 shows the memory map of TMP96PM40, and the accessing area by the respective addressing mode.

Memory Map

Figure 3.1 is a memory map of the TMP96CM40.



Note : The start address after reset is 8000H. Resetting sets the stack pointer (XSP) on the system mode side to 100H.

Figure3.1 Memory map

3.2 PROM Mode

(1) Mode setting and Function

PROM mode is set by setting the $\overline{\text{RESET}}$ and CLK pins to the "L" level. The programming and verification for the internal PROM is achieved by using a general EPROM programmer with the adaptor socket. The device selection (ROM Type) use following conditions. (Set ROM type to TC571000D)

Size : 1M bit (128K×8 bit) VPP : 12.75 V TPW : 0.1 ms

Figure 3.2 shows the setting of pins PROM mode.



Figure 3.2 PROM Mode Pin Setting

(2) Programming Flow Chart

The programming mode is set by applying 12.5 V (programming voltage) to the VPP pin when the following pins are set as follows,
(VCC : 6.25 V, $\overline{\text{RESET}}$: "L" level, CLK : "L" level).
After the address and data have been fixed, the data on the Data Bus is programmed when the $\overline{\text{CE}}$ pin is set to "L" level (0.1 ms pulse is required).
General programming procedure of an EPROM programmer is as follows,

- Write a data to a specified address for 0.1 ms.
- Verify the data. If the readout data does not match the expected data, another writing is performed until the correct data is written (Max. 25 times).

Then, verify the data and increment the address.
The verification for all data is done under the condition of Vpp = Vcc = 5 after all data were written.
Figure 3.3 shows the programming flow chart.

High Speed Program Writing.

Flow chart



Figure 3.3 Flow chart

(3) Security Bit

The TMP96PM40 has a Security Bit in PROM cell.
If The Security Bit is programmed to "0", the content of the PROM is disable to be read in PROM mode.

How to program the Security Bit.

1) Set the PROM mode.
2) Set the security pin (Port34) to "1".
3) Set programming address to "000000H".
4) Set programming data to "FEH".

4. ELECTRICAL CHARACTERISTICS

4.1 Absolute Maximum

Symbol	Parameter	Rating	Unit
V cc	Power Supply voltage	– 0.5 to 6.5	V
V IN	Input voltage	– 0.5 to Vcc + 0.5	V
Σ IOL	Output Current (total)	100	mA
Σ IOH	Output Current (total)	– 100	mA
P D	Power Dissipation (Ta = 70 ℃)	500	mW
T SOLDER	Soldering Temperature (10 s)	260	℃
T STG	Storage temperature	– 65 to 150	℃
T OPR	Operating temperature	– 40 to 85	℃

4.2 DC Characteristics

Vcc = 5 V ± 10 %, TA = – 20 to 70 ℃ (4 to 20 MHz) TA = – 40 to 85 ℃ (4 to 16 MHz)

(Typical values are for Ta = 25 ℃ and Vcc = 5 V.)

Symbol	Parameter	Min	Max	Unit	Test Condition
V IL V IL1 V IL2 V IL3 V IL4	Input Low Voltage (AD0 – 15) P2, P3, P4, P5, P6, P7, P8, P9 RESET,NMI,INT0(P87) EA X1	– 0.3 – 0.3 – 0.3 – 0.3 – 0.3	0.8 0.3 Vcc 0.25 Vcc 0.3 0.2 Vcc	V V V V V	
V IH V IH1 V IH2 V IH3 V IH4	Input High Voltage (AD0 – 15) P2, P3, P4, P5, P6, P7, P8, P9 RESET, NMI, INT0 (P87) EA X1	2.2 0.7 Vcc 0.75 Vcc Vcc – 0.3 0.8 Vcc	Vcc + 0.3 Vcc + 0.3 Vcc + 0.3 Vcc + 0.3 Vcc + 0.3	V V V V V	
V OL	Output Low Voltage		0.45	V	I OL = 1.6 mA
V OH V OH1 V OH2	Output High Voltage	2.4 0.75 Vcc 0.9 Vcc		V V V	I OH = – 400 μA I OH = – 100 μA I OH = – 20 μA
I DAR	Darlington Drive Current (8 Output Pins max.)	– 1.0	– 3.5	mA	V EXT = 1.5 V R EXT = 1.1 kΩ
I LI I LO	Input Leakage Current Output Leakage Current	0.02 (Typ) 0.05 (Typ)	± 5 ± 10	μA μA	0.0 ≦ Vin ≦ Vcc 0.2 ≦ Vin ≦ Vcc – 0.2
I cc	Operating Current (RUN) IDLE STOP (Ta = – 40 to 85 ℃) STOP (Ta = 0 to 50 ℃)	30 (Typ) 2.0 (Typ) 0.2 (Typ)	60 10 50 10	mA mA μA μA	fc = 20 MHz 0.2 ≦ Vin ≦ Vcc – 0.2 0.2 ≦ Vin ≦ Vcc – 0.2
V STOP	Power Down Voltage (@ STOP, RAM Back up)	2.0	6.0	V	V IL2 = 0.2 Vcc, V IH2 = 0.8 Vcc
R RST	RESET Pull Up Resistor	50	150	kΩ	
C IO	Pin Capacitance		10	pF	fc = 1 MHz
V TH	Schmitt Width RESET, NMI, INT0 (P87)	0.4	1.0 (Typ)	V	
R KL	Programmable Pull Down Resistor	10	80	kΩ	
R KH	Programmable Pull Up Resistor	50	150	kΩ	

Note : I-DAR is guaranteed for a total of up to 8 ports.

4.3 AC Electrical Characteristics

Vcc = 5 V ± 10 % TA = – 40 to 85 ℃ (4 to 16 MHz) , TA = – 20 to 70 ℃ (4 to 20 MHz)

No.	Symbol	Paramerer	Variable		16 MHz		20 MHz		Unit
			Min	Max	Min	Max	Min	Max	
1	t_{OSC}	Osc. Period (= x)	50	250	62.5		50		ns
2	t_{CLK}	CLK width	2x – 40		85		60		ns
3	t_{AK}	A0-23 Valid→ CLK Hold	0.5x – 20		11		5		ns
4	t_{KA}	CLK Valid→ A0-23 Hold	1.5x – 70		24		5		ns
5	t_{AL}	A0-15 Valid→ ALE fall	0.5x – 15		16		10		ns
6	t_{LA}	ALE fall→ A0-15 Hold	0.5x – 15		16		10		ns
7	t_{LL}	ALE High width	x – 40		23		10		ns
8	t_{LC}	ALE fall→ $\overline{RD}/\overline{WR}$ fall	0.5x – 30		1		-5		ns
9	t_{CL}	$\overline{RD}/\overline{WR}$ rise→ ALE rise	0.5x – 20		11		5		ns
10	t_{ACL}	A0-15 Valid→ $\overline{RD}/\overline{WR}$ fall	x – 25		38		25		ns
11	t_{ACH}	A0-23 Valid→ $\overline{RD}/\overline{WR}$ fall	1.5x – 50		44		25		ns
12	t_{CA}	$\overline{RD}/\overline{WR}$ rise→ A0-23 Hold	0.5x – 20		11		5		ns
13	t_{ADL}*	A0-15 Valid→ D0-15 input		3.0x – 55		133		95	ns
14	t_{ADH}	A0-23 Valid→ D0-15 input		3.5x – 65		154		110	ns
15	t_{RD}	$\overline{RD}$fall → D0-15 input		2.0x – 50		75		50	ns
16	t_{RR}	$\overline{RD}$ Low width	2.0x – 40		85		60		ns
17	t_{HR}	$\overline{RD}$rise→ D0-15 Hold	0		0		0		ns
18	t_{RAE}	RDrise→ A0-15output	x – 15		48		35		ns
19	t_{WW}	$\overline{WR}$ Low width	2.0x – 40		85		60		ns
20	t_{DW}	D0-15 Valid→ $\overline{WR}$rise	2.0x – 50		75		50		ns
21	t_{WD}	$\overline{WR}$ rise →D0-15 Hold	0.5x – 10		21		15		ns
22	t_{AEH}	A0-23 Valid→ $\overline{WAIT}$ input (1WAIT + n mode)		3.5x – 90		129		85	ns
23	t_{AWL}	A0-15 Valid→ $\overline{WAIT}$ input (1WAIT + n mode)		3.0x – 80		108		70	ns
24	t_{CW}	$\overline{RD}/\overline{WR}$ fall→$\overline{WAIT}$ Hold (1WAIT + n mode)	2.0x + 0		125		100		ns
25	t_{APH}	A0-23 Valid→ PORT input		2.5x – 120		36		5	ns
26	t_{APH2}	A0-23 Valid→ PORT Hold	2.5x + 50		206		175		ns
27	t_{CP}	$\overline{WR}$ rise→ PORT Valid		200		200		200	ns
28	t_{ASRH}	A0-23 Valid→ $\overline{RAS}$ fall	1.0x – 40		23		10		ns
29	t_{ASRL}	A0-15 Valid→ $\overline{RAS}$ fall	0.5x – 15		16		10		ns
30	t_{RAC}	$\overline{RAS}$ fall→ D0-15 input		2.5x – 70		86		55	ns
31	t_{RAH}	$\overline{RAS}$ fall→ A0-15 Hold	0.5x – 15		16		10		ns
32	t_{RAS}	$\overline{RAS}$ Low width	2.0x – 40		85		60		ns
33	t_{RP}	$\overline{RAS}$ High width	2.0x – 40		85		60		ns
34	t_{RSH}	$\overline{CAS}$ fall→ $\overline{RAS}$ rise	1.0x – 35		28		15		ns
35	t_{RSC}	$\overline{RAS}$ rise→ $\overline{CAS}$ rise	0.5x – 25		6		0		ns
36	t_{RCD}	$\overline{RAS}$ fall→ $\overline{CAS}$ fall	1.0x – 40		23		10		ns
37	t_{CAC}	$\overline{CAS}$ fall→ D0-15 input		1.5x – 65		29		10	ns
38	t_{CAS}	$\overline{CAS}$ Low width	1.5x – 30		64		40		ns

* t_{ADL} value is different from TMP96C141B/TMP96CM40.

AC Measuring Conditions

- Output Level : High 2.2 V /Low 0.8 V , CL50 pF
  (However CL = 100 pF for AD0 to AD15, A0 to A23, ALE, $\overline{RD}$, $\overline{WR}$, $\overline{HWR}$, R/$\overline{W}$, CLK, $\overline{RAS}$, $\overline{CAS0}$ to $\overline{CAS2}$)
- Input Level : High 2.4V /Low 0.45V (AD0 to AD15)
  High 0.8Vcc /Low 0.2Vcc (Except for AD0 to AD15)

(1) Read Cycle


X1
CLK
A0 to 23
CS0 to 2
R/W
WAIT
Port Input
RAS
CAS0 to 2
RD
AD0 to 15
ALE
tOSC
tCLK
tAK
tKA
tAWH
tAWL
tCW
tAPH
tAPH2
tASRH
tASRL
tRSH
tRAS
tRAC
tRAH
tRCD
tCAS
tCAC
tRSC
tRP
tADH
tCA
tACH
tACL
tLC
tRR
tRD
tADL
tRAE
tHR
A0 to 15
D0 to 15
tAL
tLA
tCL
tLL

(2) Write Cycle



4.4 A/D Conversion Characteristics

Vcc = 5 V ± 10 % TA = − 40 to 85 °C (4 to 16 MHz) TA = − 20 to 70 °C (4 to 20 MHz)

Symbol	Parameter		Min	Typ	Max	Unit
V_{REF}	Analog reference voltage		Vcc − 1.5		Vcc	V
A_{GND}	Analog reference voltage		Vss		Vss	
V_{AIN}	Analog input voltage range		Vss		Vcc	
I_{REF}	Anlog current for analog reference voltage			0.5	1.5	mA
Total error(Quantize error of ± 0.5 LSB not included)	4 ≦ fc ≦ 16 MHz	Low change mode		± 1.5	± 4.0	LSB
		High change mode		± 3.0	± 6.0	
	16 < fc ≦ 20 MHz	Low change mode		± 1.5	± 4.0	
		High change mode		± 4.0	± 8.0	

4.5 Serial Channel Timing – I/O Interface Mode

(1) SCLK Input Mode Vcc = 5 V ± 10 % TA = − 40 to 85 °C (4 to 16 MHz) TA = − 20 to 70 °C (4 to 20 MHz)

Symbol	Parameter	Variable		16 MHz		20 MHz		Unit
		Min	Max	Min	Max	Min	Max	
t_{SCY}	SCLK cycle	16X		1		0.8		μs
t_{OSS}	Output Data → Rising edge of SCLK	t_{SCY}/2 − 5X − 50		137		100		ns
t_{OHS}	SCLK rising edge→ Output Data hold	5X − 100		212		150		ns
t_{HSR}	SCLK rising edge→ Input Data hold	0		0		0		ns
t_{SRD}	SCLK rising edge→ effective data input		t_{SCY} − 5X − 100		587		450	ns

(2) SCLK Output Mode Vcc = 5 V ± 10 % TA = − 40 to 85 °C (4 to 16 MHz) TA = − 20 to 70 °C (4 to 20 MHz)

Symbol	Parameter	Variable		16 MHz		20 MHz		Unit
		Min	Max	Min	Max	Min	Max	
t_{SCY}	SCLK cycle (programmable)	16X	8192X	1	512	0.8	409.6	μs
t_{OSS}	Output Data → SCLK rising edge	t_{SCY} − 2X − 150		725		550		ns
t_{OHS}	SCLK rising edge→ Output Data hold	2X − 80		45		20		ns
t_{HSR}	SCLK rising edge→ Input Data hold	0		0		0		ns
t_{SRD}	SCLK rising edge→ effective data input		t_{SCY} − 2X − 150		725		550	ns

4.6 Timer/Counter Input Clock (TI0, TI4, TI5, TI6, TI7)

Vcc = 5 V ± 10 % TA = − 40 to 85 °C (4 to 16 MHz) TA = − 20 to 70 °C (4 to 20 MHz)

Symbol	Parameter	Variable		16 MHz		20 MHz		Unit
		Min	Max	Min	Max	Min	Max	
t_{VCK}	Clock Cycle	8X + 100		600		500		ns
t_{VCKL}	Low level clock Pulse width	4X + 40		290		240		ns
t_{VCKH}	High level clock Pulse width	4X + 40		290		240		ns

4.7 Interrupt Operation

Vcc = 5 V ± 10 % TA = − 40 to 85 °C (4 to 16 MHz) TA = − 20 to 70 °C (4 to 20 MHz)

Symbol	Parameter	Variable		16 MHz		20 MHz		Unit
		Min	Max	Min	Max	Min	Max	
t_{INTAL}	$\overline{NMI}$, INT0 Low level Pulse width	4X		250		200		ns
t_{INTAH}	$\overline{NMI}$, INT0 High level Pulse width	4X		250		200		ns
t_{INTBL}	INT4 to INT7 Low level Pulse width	8X + 100		600		500		ns
t_{INTBH}	INT4 to INT7 High level Pulse width	8X + 100		600		500		ns

4.8 Timing Chart for I/O Interface Mode



4.9 Timing Chart for Bus Request ($\overline{BUSRQ}$) / BUS Acknowledge ($\overline{BUSAK}$)



Symbol	Parameter	Variable		16 MHz		20 MHz		Unit
		Min	Max	Min	Max	Min	Max	
t_{BRC}	$\overline{BUSRQ}$ set-up time for CLK	120		120		120		ns
t_{CBAL}	CLK→ $\overline{BUSAK}$ falling edge		1.5x + 120		214		195	ns
t_{CBAH}	CLK→ $\overline{BUSAK}$ rising edge		0.5x + 40		71		65	ns
t_{ABA}	Output Buffer is off to $\overline{BUSAK}$ ↓	0	80	0	80	0	80	ns
t_{BAA}	$\overline{BUSAK}$ ↑ to Output Buffer is on.	0	80	0	80	0	80	ns

(Note 1) : The Bus will be released after the $\overline{WAIT}$ request is inactive, when the $\overline{BUSRQ}$ is set to "0" during "Wait" cycle.

(Note 2) : This line only shows the output buffer is off-state.
They don't indicate the signal level is fixed.
After the bus is released, the signal level is kept dynamically before the bus is released by the external capacitance.
Therefore, to fix the signal level by an external resistance under the bus is releasing, the design must be carefully because of the level-fix will be delayed.
The internal programmable pull-up/pull-down resistance is switched active/non-active by the internal signal.

4.10 Read Operation (PROM Mode)

DC Characteristic, AC Characteristic

TA = −40 to 85 °C Vcc = 5 V ± 10 %

Symbol	Parameter	Condition	Min	Max	Unit
V_{PP}	V_{PP} Read Voltage	−	4.5	5.5	V
V_{IH1}	Input High Voltage (A0 to A16, $\overline{CE}$, $\overline{OE}$, $\overline{PGM}$)	−	0.7 × V_{CC}	V_{CC} + 0.3	V
V_{IL1}	Input Low Voltage (A0 to A16, $\overline{CE}$, $\overline{OE}$, $\overline{PGM}$)	−	−0.3	0.3 × V_{CC}	V
t_{ACC}	Address to Output Delay	C_L = 50 pF	−	2.25 TCYC + α	ns

TCYC = 400 ns (10 MHz Clock)
α = 200 ns

4.11 Programming Operation (PROM Mode)

DC Characteristic, AC Characteristic

TA = 25 ± 5 °C Vcc = 6.25 V ± 0.25 V

Symbol	Parameter	Condition	Min	Typ	Max	Unit
	Programing Supply Voltage					
V_{PP}	Input High Voltage (D0 to D7)	−	12.50	12.75	13.00	V
V_{IH}	Input Low Voltage (D0 to D7)	−	0.2V_{CC} + 1.1		V_{CC} + 0.3	V
V_{IL}	Input High Voltage (A0 to A16, $\overline{CE}$, $\overline{OE}$,	−	−0.3		0.2V_{CC}-0.1	V
V_{IH1}	$\overline{PGM}$)	−	0.7V_{CC}		V_{CC} + 0.3	V
V_{IL1}	Input Low Voltage (A0 to A16, $\overline{CE}$, $\overline{OE}$,	−	−0.3		0.3V_{CC}	V
I_{CC}	$\overline{PGM}$)	fc = 10 MHz	−		50	mA
I_{PP}	V_{CC} Supply Current	V_{PP} = 13.00 V	−		50	mA
	V_{PP} Supply Current					
t_{PW}	$\overline{PGM}$ Program Pulse Width	C_L = 50 pF	0.095	0.1	0.105	ms

4.12 Read Operation Timing Chart (PROM Mode)



4.13 Programming Operation Timing Chart (PROM Mode)

High Speed Program Writing.



NOTE

1. The power supply of V_{PP} (12.75 V) must be set power-on at the same time or the later time for a power supply of V_{CC} and must be clear power-on at the same time or early time for a power supply of V_{CC}.
2. The pulling up/down device on condition of $V_{PP} = 12.75$ V suffer a damage for the device.
3. The maximum spec of V_{PP} pin is 14.0 V. Be carefull a overshoot at the program writing.