AM26LS32AC, AM26LS33AC, AM26LS32AM, AM26LS33AM **QUADRUPLE DIFFERENTIAL LINE RECEIVERS**


SLLS115C - OCTOBER 1980 - REVISED APRIL 2000

- AM26LS32A Meets or Exceeds the Requirements of ANSI EIA/TIA-422-B, EIA/TIA-423-B, and ITU Recommendations V.10 and V.11
- AM26LS32A Has ±7-V Common-Mode Range With ±200-mV Sensitivity
- AM26LS33A Has ±15-V Common-Mode Range With ±500-mV Sensitivity
- Input Hysteresis . . . 50 mV Typical
- **Operates From a Single 5-V Supply**
- **Low-Power Schottky Circuitry**
- **3-State Outputs**
- **Complementary Output-Enable Inputs**
- Input Impedance . . . 12 k Ω Min
- Designed to Be Interchangeable With Advanced Micro Devices AM26LS32™ and AM26LS33™


description

The AM26LS32A and AM26LS33A devices are quadruple differential line receivers for balanced and unbalanced digital data transmission. The enable function is common to all four receivers and offers a choice of active-high or active-low input. The 3-state outputs permit connection directly to a bus-organized system. Fail-safe design ensures that, if the inputs are open, the outputs are always high.

AM26LS32AC, AM26LS33AC . . . D OR N PACKAGE AM26LS32AM, AM26LS33AM . . . J PACKAGE (TOP VIEW)



AM26LS32AM, AM26LS33AM . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

Compared to the AM26LS32 and the AM26LS33, the AM26LS32A and AM26LS33A incorporate an additional stage of amplification to improve sensitivity. The input impedance has been increased, resulting in less loading of the bus line. The additional stage has increased propagation delay; however, this does not affect interchangeability in most applications.

The AM26LS32AC and AM26LS33AC are characterized for operation from 0°C to 70°C. The AM26LS32AM and AM26LS33AM are characterized for operation over the full military temperature range of -55°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

AM26LS32 and AM26LS33 are trademarks of Advanced Micro Devices, Inc.




FUNCTION TABLE (each receiver)

DIFFERENTIAL	ENAI	BLES	ОИТРИТ		
A – B	G	G	Y		
V > V	Н	Х	Н		
$V_{ID} \ge V_{IT+}$	Х	L	Н		
\/ < \/	Н	Х	?		
$V_{IT} \leq V_{ID} \leq V_{IT} +$	Х	L	?		
\/\- < \/\-	Н	Х	L		
VID ≤ VIT-	Х	L	L		
X	L	Н	Z		
Open	Н	Х	Н		
Open	Х	L	Н		


H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

logic symbol†




 $[\]ensuremath{^{\dagger}}$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

logic diagram (positive logic)



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)
Input voltage, V _I : Any differential input±25 V
Other inputs
Differential input voltage, V _{ID} (see Note 2)±25 V
Continuous total power dissipation
Package thermal impedance, θ_{JA} (see Note 3): D package
N package 67°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package
Case temperature for 60 seconds, T _C : FK package
Storage temperature range, T _{Stq} 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.
 - 2. Differential voltage values are at the noninverting (A) input terminals with respect to the inverting (B) input terminals.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	275 mW



AM26LS32AC, AM26LS33AC, AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS

SLLS115C - OCTOBER 1980 - REVISED APRIL 2000

recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}	AM26LS32AC, AM26LS33AC	4.75	5	5.25	V	
	AM26LS32AM, AM26LS33AM	4.5	5	5.5	v	
High-level input voltage, VIH		2			V	
Low-level input voltage, V _{IL}				0.8	V	
Common-mode input voltage, V _{IC}	AM26LS32AC, AM26LS32AM			±7	V	
	AM26LS33AC, AM26LS33AM			±15		
High-level output current, I _{OH}				-440	μΑ	
Low-level output current, IOL				8	mA	
Operating free-air temperature, T _A	AM26LS32AC, AM26LS33AC	0		70	-C	
	AM26LS32AM, AM26LS33AM	-55		125	C	

electrical characteristics over recommended ranges of $V_{\hbox{\footnotesize{CC}}},\ V_{\hbox{\footnotesize{IC}}},$ and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
\/	Positive-going	V _O = V _{OH} min, I _{OH} = -440 μA	AM26LS32A			0.2	V
V _{IT+}	input threshhold voltage	VO = VOHIIIII, IOH = -440 μΑ	AM26LS33A			0.5	v
VIT-	Negative-going	V _O = 0.45 V, I _{OL} = 8 mA	AM26LS32A	-0.2‡			V
VII-	input threshhold voltage	VO = 0.45 V, IOL = 0 IIIA	AM26LS33A	-0.5‡			v
V _{hys}	Hysteresis voltage (V _{IT+} - V _{IT-})				50		mV
VIK	Enable input clamp voltage	V _{CC} = MIN,	$I_{I} = -18 \text{ mA}$			-1.5	V
V	High level output veltage	V _{CC} =MIN, V _{ID} = 1 V,	AM26LS32AC AM26LS33AC	2.7			V
VOH	High-level output voltage	$V_{I(G)} = 0.8 \text{ V}, I_{OH} = -440 \mu\text{A}$	AM26LS32AM AM26LS33AM	2.5			V
\/a:	Low-level output voltage	$V_{CC} = MIN, V_{ID} = -1 V,$	I _{OL} = 4 mA			0.4	V
VOL	Low-level output voltage	$V_{I(G)} = 0.8 V$	I _{OL} = 8 mA			0.45	v
	Off-state		V _O = 2.4 V			20	
loz	(high-impedance state) output current	V _{CC} = MAX	V _O = 0.4 V			-20	μΑ
H	Line input current	$V_{I} = 15 V$,	Other input at –10 V to 15 V			1.2	mA
'1	Eme input current	$V_I = -15 \text{ V}$, Other input at -15 V to 10 V				-1.7	111/4
I _I (EN)	Enable input current	V _I = 5.5 V				100	μΑ
lн	High-level enable current	V _I = 2.7 V				20	μΑ
Ι _Ι L	Low-level enable current	V _I = 0.4 V				-0.36	mA
rĮ	Input resistance	$V_{IC} = -15 \text{ V to } 15 \text{ V},$	One input to ac ground	12	15		kΩ
los	Short-circuit output current§	$V_{CC} = MAX$		-15		-85	mA
Icc	Supply current	$V_{CC} = MAX$,	All outputs disabled		52	70	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, and $V_{IC} = 0$.




[‡] The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels

⁹ Not more than one output should be shorted to ground at a time, and duration of the short circuit should not exceed one second.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	C 15 pE	C _L = 15 pF, See Figure 1		20	35	ns
tPHL	Propagation delay time, high-to-low-level output	CL = 15 pr,			22	35	ns
^t PZH	Output enable time to high level	$C_1 = 15 pF$	See Figure 1		17	22	ns
tPZL	Output enable time to low level	C[= 15 pr,	See Figure 1		20	25	ns
tPHZ	Output disable time from high level	C 5 nE	See Figure 1		21	30	ns
t _{PLZ}	Output disable time from low level	$C_L = 5 pF$,	See Figure 1		30	40	ns

PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_I includes probe and jig capacitance. B. All diodes are 1N3064 or equivalent.

C. Enable G is tested with \overline{G} high; \overline{G} is tested with G low.

Figure 1




TYPICAL CHARACTERISTICS



 † V_{CC} = 5.5 V and V_{CC} = 4.5 V applies to M-suffix devices only.

Figure 2









Figure 3


LOW-LEVEL OUTPUT VOLTAGE VS EDEE AID TEMPERATURE




TYPICAL CHARACTERISTICS










TYPICAL CHARACTERISTICS









Figure 12

SLLS115C - OCTOBER 1980 - REVISED APRIL 2000

APPLICATION INFORMATION



 $[\]dagger$ RT equals the characteristic impedance of the line.

Figure 13. Circuit With Multiple Receivers

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated