
Features


- Organization: 256K×8 or 128K×16
- Sector architecture
 - One 16K; two 8K; one 32K; and three 64K byte sectors
 - Boot code sector architecture—T (top) or B (bottom)
 - Erase any combination of sectors or full chip
- Single 5.0±0.5V power supply for read/write operations
- Sector protection
- High speed 55/70/90/120 ns address access time
- Automated on-chip programming algorithm
 - Automatically programs/verifies data at specified address
- Automated on-chip erase algorithm
 - Automatically preprograms/erases chip or specified sectors
- 10,000 write/erase cycle endurance
- Hardware RESET pin
 - Resets internal state machine to read mode

- Low power consumption
- 20 mA typical read current
- 30 mA typical program current
- 300 μA typical standby current
- 1 μ A typical standby current (RESET = 0)
- JEDEC standard software, packages and pinouts
- 48-pin TSOP
- 44-pin SO
- Detection of program/erase cycle completion
- DQ7 DATA polling
- DQ6 toggle bit
- RY/BY output
- Erase suspend/resume
- Supports reading data from a sector not being erased
- \bullet Low V_{CC} write lock-out below 2.8V

Logic block diagram



Pin arrangement



Selection guide

		29F200-55	29F200-70	29F200-90	29F200-120	Unit
Maximum access time	t _{AA}	55	70	90	120	ns
Maximum chip enable access time	t _{CE}	55	70	90	120	ns
Maximum output enable access time	t _{OE}	25	30	35	50	ns



Functional description

The AS29F200 is a 2 megabit, 5 volt only Flash memory organized as 256K bytes of 8 bits each or 128K words of 16 bits each. For flexible erase and program capability, the 2 megabits of data is divided into 7 sectors: one 16K byte, two 8K byte, one 32K byte, and three 64K bytes. The \times 8 data appears on DQ0–DQ7; the \times 16 data appears on DQ0–DQ15. The AS29F200 is offered in JEDEC standard 44-pin SO and 48-pin TSOP packages. This device is designed to be programmed and erased in-system with a single 5.0V V_{CC} supply. The device can also be reprogrammed in standard EPROM programmers.

The AS29F200 offers access times of 55/70/90/120 ns, allowing 0-wait state operation of high speed microprocessors. To eliminate bus contention the device has separate chip enable ($\overline{\text{CE}}$), write enable ($\overline{\text{WE}}$), and output enable ($\overline{\text{OE}}$) controls. Word mode ($\times 16$ output) is selected by $\overline{\text{BYTE}} = \text{High}$.

The AS29F200 is fully compatible with the JEDEC single power supply Flash standard. Write commands to the command register using standard microprocessor write timings. An internal state-machine uses register contents to control the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Read data from the device in the same manner as other Flash or EPROM devices. Use the program command sequence to invoke the automated on-chip programming algorithm that automatically times the program pulse widths and verifies proper cell margin. Use the erase command sequence to invoke the automated on-chip erase algorithm that preprograms the sector if it is not already programmed before executing the erase operation, times the erase pulse widths, and verifies proper cell margin.

Boot sector architecture enables the device to boot from either the top (AS29F200T) or bottom (AS29F200B) sector. Sector erase architecture allows specified sectors of memory to be erased and reprogrammed without altering data in other sectors. A sector typically erases and verifies within 1.6 seconds. Hardware sector protection disables both program and erase operations in all or any combination of the seven sectors. The device provides background erase with Erase Suspend, which puts erase operations on hold to read data from a sector that is not being erased. The chip erase command will automatically erase all unprotected sectors.

A factory shipped AS29F200 is fully erased (all bits = 1). The programming operation sets bits to 0. Data is programmed into the array one byte/word at a time in any sequence and across sector boundaries. A sector must be erased to change bits from 0 to 1. Erase returns all bytes/words in a sector to the erased state (all bits = 1). Each sector is erased individually with no effect on other sectors.

The device features single 5.0V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations during power transitions. The RY/ \overline{BY} pin, \overline{DATA} polling of DQ7, or toggle bit (DQ6) may be used to detect end of program or erase operations. The device automatically resets to the read mode after program/erase operations are completed.

The AS29F200 resists accidental erasure or spurious programming signals resulting from power transitions. Control register architecture permits alteration of memory contents only after successful completion of specific command sequences. During power up, the device is set to read mode with all program/erase commands disabled when V_{CC} is less than V_{LKO} (lockout voltage). The command registers are not affected by noise pulses of less than 5 ns on \overline{OE} , \overline{CE} , or \overline{WE} . \overline{CE} and \overline{WE} must be logical zero and \overline{OE} a logical one to initiate write commands.

When the device's hardware RESET pin is driven low, any program/erase operation in progress will be terminated and the internal state machine will be reset to read mode. If the RESET pin is tied to the system reset circuitry and a system reset occurs during an automated on-chip program/erase algorithm, data in address locations being operated on will become corrupted and require rewriting. Resetting the device enables the system's microprocessor to read boot-up firmware from the Flash memory.

The AS29F200 uses Fowler-Nordheim tunnelling to electrically erase all bits within a sector simultaneously. Bytes/words are programmed one at a time using EPROM programming mechanism of hot electron injection.



Flexible sector architecture

Bottom boot sector architecture (AS29F200B)

	Bottom Boot Sector McIntecture (IB201200B)						
Sector	×8	×16	Size (Kbytes)				
0	00000h-03FFFh	00000h-01FFFh	16				
1	04000h-05FFFh	02000h-02FFFh	8				
2	06000h-07FFFh	03000h-03FFFh	8				
3	08000h-0FFFFh	04000h-07FFFh	32				
4	10000h-1FFFFh	08000h-0FFFFh	64				
5	20000h-2FFFFh	10000h-17FFFh	64				
6	30000h-3FFFFh	18000h-1FFFFh	64				

Top boot sector architecture (AS29F200T)

×8	×16	Size (Kbytes)
00000h-0FFFFh	00000h-07FFFh	64
10000h-1FFFFh	08000h-0FFFFh	64
20000h-2FFFFh	10000h-17FFFh	64
30000h-37FFFh	18000h-1BFFFh	32
38000h-39FFFh	1C000h-1CFFFh	8
3A000h-3BFFFh	1D000h-1DFFFh	8
3C000h-3FFFFh	1E000h-1FFFFh	16

In word mode, there are one 8K word, two 4K word, one 16K word, and three 32K word sectors. Address range is A16–A-1 if $BYTE = V_{IL}$; address range is A16–A0 if $BYTE = V_{IH}$.

ID Sector address table

Bottom boot sector address (AS29F200B)

ector		A16	A15	A14	A13	A12	
0	_	0	0	0	0	X	
1		0	0	0	1	0	
2		0	0	0	1	1	
3		0	0	1	X	X	
4		0	1	X	X	X	
5		1	0	X	X	X	
6		1	1	X	X	X	

Top boot sector address (AS29F200T)

A16	A15	A14	A13	A12
0	0	X	X	X
0	1	X	X	X
1	0	X	X	X
1	1	0	X	X
1	1	1	0	0
1	1	1	0	1
1	1	1	1	X

Operating modes

Mode	CE	OE	WE	A0	A1	A6	A9	RESET	DQ
ID read MFR code	L	L	Н	L	L	L	V_{ID}	Н	Code
ID read device code	L	L	Н	Н	L	L	V_{ID}	Н	Code
Read	L	L	Н	A0	A1	A6	A9	Н	D _{OUT}
Standby	Н	X	X	X	X	X	X	Н	High Z
Output disable	L	Н	Н	X	X	X	X	Н	High Z
Write	L	Н	L	A0	A1	A6	A9	Н	D _{IN}
Enable sector protect	L	V_{ID}	Pulse/L	L	Н	L	V _{ID}	Н	X
Sector unprotect	L	V_{ID}	Pulse/L	L	Н	Н	V _{ID}	Н	X
Verify sector protect	L	L	Н	L	Н	L	V _{ID}	Н	Code
Temporary sector unprotect	X	X	X	X	X	X	X	$V_{\rm ID}$	X
Hardware Reset	X	X	X	X	X	X	X	L	High Z

 $\overline{L = \text{Low } (<\!V_{IL}\!); \, H = \text{High } (>\!V_{IH}\!); \, V_{ID} = 12.0 \pm 0.5V; \, X = \text{don't care}; \, \text{In} \times 16 \,\, \text{mode}, \, \overline{BYTE} = V_{IH}. \,\, \text{In} \times 8 \,\, \text{mode}, \, \overline{BYTE} = V_{IL} \,\, \text{and} \,\, DQ8-14 \,\, \text{is} \,\, \text{High} \,\, Z \,\, \text{with} } \,\, DQ15 = A-1(X).$



Mode defini	tions
Item	Description
ID MFR code, device code	Selected by A9 = V_{ID} (11.5–12.5V), $\overline{CE} = \overline{OE} = A1 = A6 = L$, enabling outputs. When A0 is low (V_{IL}) the output data = 52h, a unique Mfr. code for Alliance Semiconductor Flash products. When A0 is high (V_{IH}), D_{OUT} represents the device code for the AS29F200.
Read mode	Selected with $\overline{CE} = \overline{OE} = L$, $\overline{WE} = H$. Data is valid in t_{ACC} time after addresses are stable, t_{CE} after \overline{CE} is low and t_{OE} after \overline{OE} is low.
Standby	Selected with $\overline{\text{CE}} = \text{H}$. Part is powered down, and I_{CC} reduced to <2.0 mA for TTL input levels. If activated during an automated on-chip algorithm, the device completes the operation before entering standby.
Output disable	Part remains powered up; but outputs disabled with $\overline{\text{OE}}$ pulled high.
Write	Selected with $\overline{\text{CE}} = \overline{\text{WE}} = \text{L}$, $\overline{\text{OE}} = \text{H}$. Accomplish all Flash erasure and programming through the command register. Contents of command register serve as inputs to the internal state machine. Address latching occurs on the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$, whichever occurs later. Data latching occurs on the rising edge $\overline{\text{WE}}$ or $\overline{\text{CE}}$, whichever occurs first. Filters on $\overline{\text{WE}}$ prevent spurious noise events from appearing as write commands.
Enable sector protect	Hardware protection circuitry implemented with external programming equipment causes the device to disable program and erase operations for specified sectors.
Sector unprotect	Disables sector protection for all sectors using external programming equipment. All sectors must be protected prior to sector unprotection.
Verify sector protect	Verifies write protection for sector. Sectors are protected from program/erase operations on commercial programming equipment. Determine if sector protection exists in a system by writing the ID read command sequence and reading location XXX02h, where address bits A12–16 select the defined sector addresses. A logical 1 on DQ0 indicates a protected sector; a logical 0 indicates an unprotected sector.
Temporary sector unprotect	Temporarily disables sector protection for in-system data changes to protected sectors. Apply $+12V$ to RESET to activate sector unprotect mode. During temporary sector unprotect mode, program protected sectors by selecting the appropriate sector address. All protected sectors revert to protected state on removal of $+12V$ from RESET.
RESET	Resets the write and erase state machine to read mode. If device is programming or erasing when $\overline{RESET} = L$, data may be corrupted.
Deep power down	Hold RESET low to enter deep power down mode (<10 μA CMOS). Recovery time to active mode is 1.5 μs .

READ codes

Mode		A16-A12	A6	A 1	A0	Code
MFR code (Alliance Semiconductor)		X	L	L	L	52h
	×8 T boot	X	L	L	Н	51h
Device code	×8 B boot	X	L	L	Н	57h
Device code	×16 T boot	X	L	L	Н	2251h
	×16 B boot	X	L	L	Н	2257h
Sector protection		Sector address	L	Н	L	01h protected 00h unprotected

 $\label{eq:Key:L} \text{Key: L =Low ($<$V$_{IL}$); H = High ($>$V$_{IH}$); X = Don't care; T = top; B = bottom}$



Write operation st								
	Status		DQ7	DQ6	DQ5	DQ3	DQ2	RY/\overline{BY}
Auto programming (byte/word)		DQ 7	Toggle	0	0	No toggle	0	
	Program/erase in auto erase		0	Toggle	0	1	Toggle [†]	0
In progress	Erase suspend mode	Read erasing sector	1	No toggle	0	0	Toggle	1
		Read non-erasing sector	Data	Data	Data	Data	Data	1
		Program in erase suspend	DQ 7	Toggle	0	0	Toggle [†]	0
	Auto progr	amming (byte/word)	DQ7	Toggle	1	NA	No toggle	1
Exceeded time limits	Program/e	rase in auto erase	0	Toggle	1	1	Toggle [‡]	1
	Program in	erase suspend	DQ7	Toggle	1	NA	No toggle [‡]	1

 $DQ8-DQ15 = Don't care in \times 16 mode.$

Command definitions

Item	Description
Reset/Read	Initiate read or reset operations by writing the Read/Reset command sequence into the command register. This allows the microprocessor to retrieve data from the memory. Device remains in read mode until command register contents are altered.
	Device automatically powers up in read/reset state. This feature allows only reads, therefore ensuring no spurious memory content alterations during power up.
ID Read	AS29F200 provides manufacturer and device codes in two ways. External PROM programmers typically access the device codes by driving $+12V$ on A9. AS29F200 also contains an ID read command to read the device code with only $+5V$, since multiplexing $+12V$ on address lines is generally undesirable.
	Initiate device ID read by writing the ID Read command sequence into the command register. Follow with a read sequence from address XX00h to return MFG code. Follow ID read command sequence with a read sequence from address XX01h to return device code.
	To verify write protect status on sectors, read address XXO2h. Sector addresses A16–A12 produce a 1 on DQ0 for protected sector and a 0 for unprotected sector.
	Exit from ID read mode with Read/Reset command sequence.
Hardware Reset	Holding RESET low for 500 ns resets the device, terminating any operation in progress; data handled in the operation is corrupted. The internal state machine resets 20 μ s after RESET is driven low. RY/BY remains low until the RESET operation is completed. After RESET is set high, there is a delay of 1.5 μ s for the device to permit read operations.

Toggles with $\overline{\text{OE}}$ or $\overline{\text{CE}}$ only for erasing or erase suspended sector addresses. Toggles only if DQ5 = 1 and address applied is within sector that exceeded timing limits.



Item	Description
	Programming the AS29F200 is a four bus cycle operation performed on a byte-by-byte or word-by-word basis. Two unlock write cycles precede the Program Setup command and program data write cycle. Upon execution of the program command, no additional CPU controls or timings are necessary. Addresses are latched on the falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ (whichever is last); data is latched on the rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, (whichever is first). The AS29F200's automated on-chip program algorithm provides adequate internally-generated programming pulses and verifies the programmed cell margin.
Byte/word Programming	Check programming status by sampling data on the \overline{DATA} polling (DQ7), toggle bit (DQ6), or RY/BY pin. The AS29F200 returns the equivalent data that was written to it (as opposed to complemented data), to complete the programming operation.
	The AS29F200 ignores commands written during programming. A hardware reset occurring during programming may corrupt the data at the programmed location.
	AS29F200 allows programming in any sequence, across any sector boundary. Changing data from 0 to 1 requires an erase operation. Attempting to program data 0 to 1 results in $DQ5 = 1$ (exceeded programming time limits); reading this data after a Read/reset operation returns a 0. When programming time limit is exceeded, $DQ5$ reads high, and $DQ6$ continues to toggle. In this state, a reset command returns the device to read mode.
	Chip erase requires six bus cycles: two unlock write cycles; a setup command, two additional unlock write cycles; and finally the Chip Erase command.
Chip Erase	Chip erase does not require logical 0s written prior to erasure. When the automated on-chip erase algorithm is invoked with the Chip Erase command sequence, AS29F200 automatically programs and verifies the entire memory array for an all-zero pattern prior to erase. The AS29F200 returns to read mode upon completion of chip erase unless DQ5 is set high as a result of exceeding time limit.
Sector Erase	Sector erase requires six bus cycles: two unlock write cycles, a setup command, two additional unlock write cycles, and finally the Sector Erase command. Determine the sector to be erased by addressing any location in the sector. This address is latched on the falling edge of \overline{WE} ; the command, 30H is latched on the rising edge of \overline{WE} . The sector erase operation begins after a 80 μ s time-out.
	To erase multiple sectors, write the sector erase command to each of the addresses of sectors to erase after following the six bus cycle operation above. Timing between writes of additional sectors must be $<80~\mu s$, or the AS29F200 ignores the command and erasure begins. During the time-out period any falling edge of WE resets the time-out. Any command (other than Sector Erase or Erase Suspend) during time-out resets the AS29F200 to read mode, and the device ignores the sector erase command string. Erase such ignored sectors by restarting the Sector Erase command on the ignored sectors.
	The entire array need not be written with 0s prior to erasure. AS29F200 writes 0s to the entire sector prior to electrical erase; writing of 0s affects only selected sectors, leaving non-selected sectors unaffected. AS29F200 requires no CPU control or timing signals during sector erase operations.
	Automatic sector erase begins after erase time-out from the last rising edge of $\overline{\text{WE}}$ from the sector erase command stream and ends when the $\overline{\text{DATA}}$ polling (DQ7) is logical 1. $\overline{\text{DATA}}$ polling address must be performed on addresses that fall within the sectors being erased. AS29F200 returns to read mode after sector erase unless DQ5 is set high by exceeding the time limit.



Item	Description
	Erase suspend allows interruption of sector erase operations to perform data reads from a sector not being erased. Erase suspend applies only during sector erase operations, including the time-out period. Writing an Erase Suspend command during sector erase time-out results in immediate termination of time-out period and suspension of erase operation.
	AS29F200 ignores any commands during erase suspend other than the Reset or Erase Resume commands. Writing erase resume continues erase operations. Addresses are DON'T CARE when writing Erase Suspend or Erase Resume commands.
Erase Suspend	AS29F200 takes $0.2-15~\mu s$ to suspend erase operations after receiving Erase Suspend command. Check completion of erase suspend by polling RY/BY. Check DQ2 in conjunction with DQ6 to determine if a sector is being erased. AS29F200 ignores redundant writes of erase suspend.
	AS29F200 defaults to erase-suspend-read mode while an erase operation has been suspended. While in erase-suspend-read mode AS29F200 allows reading data from or programming data to any sector not undergoing sector erase.
	Write the Resume command 30h to continue operation of sector erase. AS29F200 ignores redundant writes of the Resume command. AS29F200 permits multiple suspend/resume operations during sector erase.
Sector Protect	When attempting to write to a protected sector, \overline{DATA} polling and Toggle Bit 1 (DQ6) are activated for about <1 μ s. When attempting to erase a protected sector, \overline{DATA} polling and Toggle Bit 1 (DQ6) are activated for about <5 μ s. In both cases, the device returns to read mode without altering the specified sectors.
Ready/Busy	RY/ \overline{BY} indicates whether an automated on-chip algorithm is in progress (RY/ \overline{BY} = low) or completed (RY/ \overline{BY} = high). The device does not accept program/erase commands when RY/ \overline{BY} = low. RY/ \overline{BY} = high when device is in erase suspend mode. RY/ \overline{BY} is an open drain output, enabling multiple RY/ \overline{BY} pins to be tied in parallel with a pull up resistor to V _{CC} .
Status operations	
DATA polling (DQ7)	Only active during automated on-chip algorithms or sector erase time outs. DQ7 reflects complement of data last written when read during the automated on-chip algorithm (0 during erase algorithm); reflects true data when read after completion of an automated on-chip algorithm (1 after completion of erase agorithm).
Toggle bit (DQ6)	Active during automated on-chip algorithms or sector erase time outs. DQ6 toggles when $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggles, or an Erase Resume command is invoked. DQ6 is valid after the rising edge of the fourth pulse of $\overline{\text{WE}}$ during programming; after the rising edge of the sixth $\overline{\text{WE}}$ pulse during chip erase; after the last rising edge of the sector erase $\overline{\text{WE}}$ pulse for sector erase. For protected sectors, DQ6 toggles for only <1 μ s during writes, and <5 μ s during erase (if all selected sectors are protected).
Exceeding time limit (DQ5)	Indicates unsuccessful completion of program/erase operation (DQ5 = 1). \overline{DATA} polling remains active; \overline{CE} powers the device down to 2 mA. If DQ5 = 1 during chip erase, all or some sectors are defective; during byte programming, the entire sector is defective; during sector erase, the sector is defective (in this case, reset the device and execute a program or erase command sequence to continue working with functional sectors). Attempting to program 0 to 1 will set DQ5 = 1.



Sector erase timer (DQ3)	Checks whether sector erase timer window is open. If $DQ3 = 1$, erase is in progress; no commands will be accepted. If $DQ3 = 0$, the device will accept sector erase commands. Check $DQ3$ before and after each sector erase command to verify that the command was accepted.
Toggle bit 2 (DQ2)	During sector erase, DQ2 toggles with \overline{OE} or \overline{CE} only during an attempt to read a sector being erased. During chip erase, DQ2 toggles with \overline{OE} or \overline{CE} for all addresses. If DQ5 = 1, DQ2 toggles only at sector addresses where failure occurred, and will not toggle at other sector addresses. Use DQ2 in conjunction with DQ6 to determine whether device is in auto erase or erase suspend mode.

Command format

				2nd	bus	3rd	bus	4th	bus	5th	bus	6th	bus
	Required	1st bus w	rite cycle	write	cycle	write	cycle	read/wi	ite cycle	write	cycle	write	cycle
sequence	bus cycles	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
	1	XXXXh	FOh	Read Address	Read Data								
×16	4	5555h	AAb	2AAAh	55h	5555h	EOP	Read	Read				
×8	4	AAAAh	AAII	5555h	5511	AAAAh	FUII	Address	Data				
×16		5555h		2AAAh		5555h		01h	2251h (T) 2257h (B)				
×8		AAAAh		5555h		AAAAh		02h	51h (T) 57h (B)				
×16/×8	4		AAh		55h		90h	00h MFR code	52h				
×16								XXX02h	01 = protected				
×8								XXX04h	00 = unp	rotected			
×16	4	5555h	446	2AAAh	r r h	5555h	A Ob	Program	Program				
×8	4	AAAAh	AAn	5555h	ээп	AAAAh	AUI	Address	Data				
×16	e	5555h	446	2AAAh	r r h	5555h	001	5555h	446	2AAAh	r r h	5555h	10h
×8	Ü	AAAAh	AAII	5555h	3311	AAAAh	OUII	AAAAh	AAII	5555h	3311	AAAAh	1011
×16	e	5555h	AAb	2AAAh	55h	5555h	901	5555h	446	2AAAh	5.5 h	Sector	30h
×8	υ	AAAAh	AAII	5555h	2311	AAAAh	oUII	AAAAh	AAII	5555h	5511	Address	
Suspend	1	XXXXh	B0h										
Resume	1	XXXXh	30h										
	×16 ×8 ×16/×8 ×16/×8 ×16 ×8 ×16 ×8 ×16 ×8 ×16 ×8 ×16 ×8 ×16 ×8 ×16 ×8	1 ×16 ×8 ×16 ×8 ×16/×8 ×16 ×16 ×16 ×16 ×16 ×16 ×16 ×16 ×16 ×16	sequence bus cycles Address ×16 4 5555h ×8 4 5555h ×8 AAAAh ×16/×8 AAAAh ×16 4 5555h ×8 AAAAh ×16 4 5555h ×8 AAAAh 5555h ×8 AAAAh 5555h ×8 AAAAh 5555h ×8 AAAAh 5555h AAAAh XXXXh	sequence bus cycles Address Data 1 XXXXh F0h ×16 4 5555h AAAAh ×16 5555h AAAAAh AAAAh ×16/×8 AAAAAh AAAAh AAAAh ×16 4 5555h AAAAh ×8 AAAAAh AAh AAh ×16 4 5555h AAAAh ×16 6 5555h AAh ×8 AAAAh AAh AAh ×16 AAAAh AAh AAh	Required bus cycles 1st bus write cycle write cycle sequence Address Data Address ×16 4 5555h AAh 2AAAh ×8 5555h AAAAh 5555h 2AAAh ×8 AAAAAh AAAAh 5555h 5555h ×16 AAAAAh AAAAh 5555h AAAAh 2AAAh ×8 ×16 AAAAAh AAAAh 5555h AAAAh 2AAAh ×8 ×16 AAAAAh AAAAh 5555h AAAAh 2AAAh ×8 ×16 AAAAAh AAAAh 5555h AAAAh 5555h ×8 ×16 AAAAAh AAAAh 5555h AAAAh 5555h ×8 ×16 AAAAAh AAAAh 5555h AAAAAh 5555h	sequence bus cycles Address Data Address Data x16 4 5555h 2AAAh 2AAAh 55h 55h	Required bus cycles 1st bus write cycle Address Data Address Data Address Data Address Passad Data Address Passad Data Adahah S555h AAAAh AAAAAh S5555h AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	Required bus cycles 1st bus write cycle Data Address Data AdaAAh F0h ×8 4 AAAAAh AAAA AAAAh S555h AAAAAh AOh AAAAAh AOh AAAAAh AOh AAAAAh AAAAAh <td>Required bus cycles 1st bus write cycle write cycle write cycle read/write cycle read/write cycle read/write cycle read/write cycle read/write cycle part of cycle read/write cycle read/write cycle Address Data Address ×16 4 5555h AAAAh AAAAh 5555h AAAAh AAAAh 90h 01h ×8 4 AAAAh AAAAh AAAAh 5555h AAAAh AAAAAh AAAAh AAAAh AAAAh AA</td> <td>sequence Required bus cycles 1st bus write cycle write cycle write cycle write cycle read/write cycle 1 XXXXh F0h Read Address Read Data Address Data Address Data ×16 4 5555h AAAAh 5555h 5555h F0h Read Address Bead Address<td>sequence Required bus cycles 1st bus write cycle Address Data Address Data Address Data Address Data Address Data Address Data Address Address</td><td>sequence 1st bus write cycle write cycle write cycle read/write cycle write cycle 1 XXXXh F0h Address Data Address Address Address Address Address Address Address Address Addre</td><td>sequence Required bus cycles 1st bus write cycle write cycle write cycle read/write cycle write cycle xrite write cycle xrite xrite write cycle xrite xrite</td></td>	Required bus cycles 1st bus write cycle write cycle write cycle read/write cycle read/write cycle read/write cycle read/write cycle read/write cycle part of cycle read/write cycle read/write cycle Address Data Address ×16 4 5555h AAAAh AAAAh 5555h AAAAh AAAAh 90h 01h ×8 4 AAAAh AAAAh AAAAh 5555h AAAAh AAAAAh AAAAh AAAAh AAAAh AA	sequence Required bus cycles 1st bus write cycle write cycle write cycle write cycle read/write cycle 1 XXXXh F0h Read Address Read Data Address Data Address Data ×16 4 5555h AAAAh 5555h 5555h F0h Read Address Bead Address <td>sequence Required bus cycles 1st bus write cycle Address Data Address Data Address Data Address Data Address Data Address Data Address Address</td> <td>sequence 1st bus write cycle write cycle write cycle read/write cycle write cycle 1 XXXXh F0h Address Data Address Address Address Address Address Address Address Address Addre</td> <td>sequence Required bus cycles 1st bus write cycle write cycle write cycle read/write cycle write cycle xrite write cycle xrite xrite write cycle xrite xrite</td>	sequence Required bus cycles 1st bus write cycle Address Data Address Data Address Data Address Data Address Data Address Data Address Address	sequence 1st bus write cycle write cycle write cycle read/write cycle write cycle 1 XXXXh F0h Address Data Address Address Address Address Address Address Address Address Addre	sequence Required bus cycles 1st bus write cycle write cycle write cycle read/write cycle write cycle xrite write cycle xrite xrite write cycle xrite xrite

- Bus operations defined in "Mode definitions," on page 4.
- 2 Reading data from or programming data to non-erasing sectors allowed in Erase Suspend mode.
- $3 \quad \text{Address bit A15} = X = \text{Don't care for all address commands except Program Address and Sector Address}.$
- $\begin{tabular}{ll} 4 & Address bit A16 = X = Don't care for all address commands except Program Address and Sector Address. \end{tabular}$
- 5 System should generate address patterns: ×16 mode 5555h or 2AAAh to address A0-A14; ×8 mode AAAAh or 5555h to address A-1-A14.
- 6 $A_0 = 0$, $A_1 = 1$, $A_6 = 0$ for sector protect verify; sector selected on A16-A12.




Automated on-chip programming algorithm

Write program command sequence (see below) DATA poll device Verify byte? NO YES Programming completed Program command sequence ×16 mode (address/command): 5555h/AAh

5555h/AAh 2AAAh/55h 5555h/A0h

Program address/program data

Automated on-chip erase algorithm



[†] The system software should check the status of DQ3 prior to and following each subsequent sector erase command to ensure command completion. The device may not have accepted the command if DQ3 is high on second status check.




DATA polling algorithm

Read byte (DQ0-DQ7) Address = VA† DQ7 data ? VES NO DQ5 T ? YES Read byte (DQ0-DQ7) Address = VA DQ7 data ? VES NO PQ5 T ? VES NO PQ7 data ? NO PONE

- † VA = Byte address for programming. VA = any of the sector addresses within the sector being erased during Sector Erase. VA = valid address equals any non-protected sector group address during Chip Erase.
- ‡ DQ7 rechecked even if DQ5 = 1 because DQ5 and DQ7 may not change simultaneously.

Toggle bit algorithm




 $^\dagger DQ6$ rechecked even if DQ5=1 because DQ6 may stop toggling when DQ5 changes to 1.

٦	Tempord	ıry se	ctor u	npr	otect

Parameter	Symbol	All speeds	Unit
$V_{ m ID}$ rise and fall time	$t_{ m VIDR}$	500 (min)	ns
RESET# setup time for temporary sector unprotect	t _{RSP}	4 (min)	μs

Temporary sector unprotect waveform



DC electrical characteristics

 $V_{CC} = 5.0 \pm 0.5 V$

				CC	
Parameter	Symbol	Test conditions	Min	Max	Unit
Input load current	I_{LI}	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CCMAX}$	-	±1	μΑ
A9 Input load current	I _{LIT}	$V_{CC} = V_{CCMAX}$, $A9 = 12.5V$		90	μΑ
Output leakage current	I_{LO}	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CCMAX}$	-	±1	μA
Output short circuit current ¹	I _{OS}	$V_{OUT} = 0.5V$	-	200	mA
Active current, read @ 6MHz ²	I_{CC}	$\overline{\text{CE}} = V_{\text{IL}}, \ \overline{\text{OE}} = V_{\text{IH}}$	-	40	mA
Active current, program/erase ³	I _{CC2}	$\overline{\text{CE}} = V_{\text{IL}}, \ \overline{\text{OE}} = V_{\text{IH}}$	-	60	mA
Standby current (TTL compatible)	I _{SB1}	$\overline{\text{CE}} = \overline{\text{OE}} = V_{\text{IH}}, V_{\text{CC}} = V_{\text{CCMAX}}$	-	400	μΑ
Deep power down	I _{SB2}	$\overline{RP} = 0V$	-	1	μΑ
Input low voltage	V _{IL}		-0.5	0.8	V
Input high voltage	V _{IH}		2.0	$V_{CC} + 0.3$	V
Output low voltage	V _{OL}	$I_{OL} = 5.8 \text{mA}, V_{CC} = V_{CC \text{ MIN}}$	-	0.45	V
Outroot his de local	V _{OH1}	I_{OH} = -2.5 mA, V_{CC} = $V_{CC MIN}$	2.4	-	V
Output high level	V_{OH2}	I_{OH} = -100 μ A, V_{CC} = $V_{CC \ MIN}$	V _{CC} - 0.4	-	V
Low V _{CC} lock out voltage	V_{LKO}		2.8	4.2	V
Input HV select voltage	V _h		11.5	12.5	V

Not more than one output tested simultaneously. Duration of the short circuit must not be >1 second. $V_{OUT}=0.5V$ was selected to avoid test problems caused by tester ground degradation. (This parameter is sampled and not 100% tested, but guaranteed by characterization.)

Key to switching waveforms


Rising input Falling input Undefined output/don't care

² The I_{CC} current listed includes both the DC operating current and the frequency dependent component (@ 6 MHz). The frequency component typically is less than 2 mA/MHz with \overline{OE} at V_{IH} .


 $^{3~~{\}rm I}_{\rm CC}$ active while program or erase operations are in progress.



Maximum negative overshoot waveform




Maximum positive overshoot waveform



AC parameters: read cycle

JEDEC	Std		-5	55	-7	70	-6	90	-1	20	
Symbol	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{AVAV}	t _{RC}	Read cycle time	55	-	70	-	90	-	120	-	ns
t_{AVQV}	t _{ACC}	Address to output delay	1	55	ı	70	1	90	1	120	ns
t_{ELQV}	t_{CE}	Chip enable to output	ı	55	ı	70	1	90	ı	120	ns
t_{GLQV}	t _{OE}	Output enable to output	1	25	1	30	1	35	1	50	ns
t_{EHQZ}	t _{DF}	Chip enable to output High Z	ı	15	ı	20	ı	20	ı	30	ns
t_{GHQZ}	t _{DF}	Output enable to output High Z	1	15	1	20	1	20	ı	30	ns
t _{AXQX}	t _{OH}	Output hold time from addresses, first occurrence of $\overline{\text{CE}}$ or $\overline{\text{OE}}$	0	-	0	-	0	-	0	-	ns
	t _{ELFL/ELFH}	TE to BYTE transition low/high	ı	5	1	5	ı	5	ı	5	ns
t_{PHQV}	t_{PWH}	RESET high to output delay	-	1.5	-	1.5	-	1.5	-	1.5	μs
	t _{BDEL}	BYTE switching to valid data	-	55	1	70	1	90	ı	120	ns
	t_{FLQZ}	BYTE low to DQ8–DQ15 tri-state	30	-	30	-	35	-	50	-	ns


Read waveform






				_							
AC pard	meters -	— write cycle								WE co	ontrolled
JEDEC	Std		-5	55	-7	70	-6	90	-1	20	
Symbol	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{AVAV}	t _{WC}	Write cycle time	55	-	70	-	90	-	120	-	ns
t _{AVWL}	t _{AS}	Address setup time	0	-	0	-	0	-	0	-	ns
t _{WLAX}	t _{AH}	Address hold time	40	-	45	-	45	-	50	-	ns
t _{DVWH}	t _{DS}	Data setup time	25	-	30	-	45	-	50	-	ns
t _{WHDX}	t _{DH}	Data hold time	0	-	0	-	0	-	0	-	ns
	t _{OES}	Output enable setup time	0	-	0	-	0	-	0	-	ns
		Output enable hold time: Read	0	-	0	-	0	-	0	-	ns
	t _{OEH}	Output enable hold time: Toggle and DATA polling	10	-	10	-	10	-	10	-	ns
	t _{READY}	RESET pin low to read mode	20	-	20	-	20	-	20	-	μs
	t _{RP}	RESET	500	-	500	-	500	-	500	-	ns
t _{GHWL}	t _{GHWL}	Read recover time before write	0	-	0	-	0	-	0	-	ns
t _{ELWL}	t_{CS}	CE setup time	0	-	0	-	0	-	0	-	ns
t _{WHEH}	t _{CH}	CE hold time	0	-	0	-	0	-	0	-	ns
t _{WLWH}	t_{WP}	Write pulse width	35	-	35	-	45	-	50	-	ns
t _{WHWL}	t _{WPH}	Write pulse width high	20	-	20	-	20	-	20	-	ns
t _{WHWH1}	t _{WHWH1}	Programming pulse time	50	-	50	-	50	-	50	-	μs
t _{WHWH2}	t _{WHWH2}	Erase pulse time	0.3	-	0.3	-	0.3	-	0.3	-	sec

Write waveform WE controlled






				_							
AC pard	ameters–	–write cycle 2								CE co	ontrolled
JEDEC	Std		-!	55	-7	70	-6	90	-1	20	
Symbol	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{AVAV}	t _{WC}	Write cycle time	55	-	70	-	90	-	120	-	ns
t _{AVEL}	t _{AS}	Address setup time	0	-	0	-	0	-	0	-	ns
t _{ELAX}	t _{AH}	Address hold time	40	-	45	-	45	-	50	-	ns
t _{DVEH}	t _{DS}	Data setup time	30	-	30	-	45	-	50	-	ns
t _{EHDX}	t _{DH}	Data hold time	0	-	0	-	0	-	0	-	ns
	t _{OES}	Output enable setup time	0	-	0	-	0	-	0	-	ns
		Output enable hold time: Read	0	-	0	-	0	-	0	-	ns
	t _{OEH}	Output enable hold time: Toggle and DATA polling	10	-	10	-	10	-	10	-	ns
t _{GHEL}	t _{GHEL}	Read recover time before write	0	-	0	-	0	-	0	-	ns
t _{WLEL}	t _{WS}	WE setup time	0	-	0	-	0	-	0	-	ns
t _{EHWH}	t _{WH}	WE hold time	0	-	0	-	0	-	0	-	ns
t _{ELEH}	t _{CP}	CE pulse width	35	-	35	-	45	-	50	-	ns
t _{EHEL}	t _{CPH}	CE pulse width high	20	-	20	-	20	-	20	-	ns
t _{WHWH1}	t _{WHWH1}	Programming pulse time	50	-	50	-	50	-	50	-	μs
t _{WHWH2}	t _{WHWH2}	Erase pulse time	0.3	-	0.3	-	0.3	-	0.3	-	sec
	· · · · · · · · · · · · · · · · · · ·	·									






Erase waveform


 $\times 16 \, \text{mode}$



RESET waveform




RY/BY waveform






DATA polling waveform



Toggle bit waveform




Erase and programming performance

		Limits		
Parameter	Min	Typical	Max	Unit
Sector erase and verify-1 time (excludes 00h programming prior to erase)	-	1.6	-	sec
Word programming time	-	60	-	μs
Byte program time	-	60	-	μs
Chip programming time	-	7.5	-	sec
Erase/program cycles	-	-	10,000	cycles



AC test conditions



Test condition	-170	-200	Unit
Output load		1 TTL gat	ie.
Input rise and fall times		5	ns
Input pulse levels	0	.0-2.0	V
Input timing measurement reference levels		1.0	V
Output timing measurement reference levels		1.0	

Recommended operating conditions

Parameter	Symbol	Min	Typical	Max	Unit
Supply voltage	V_{CC}	+4.5	5.0	+5.5	V
зирріу уонаде	$\overline{V_{SS}}$ 0 0	0	V		
Innut coltage	V_{IH}	2.0	-	$V_{CC} + 0.5$	V
Input voltage	$V_{\rm IL}$	-0.5	-	0.8	V

Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Input voltage (Input or DQ pin)	V_{IN}	-2.0	+7.0	V
Input Voltage (A9 pin, OE, RESET)	V _{IN}	-2.0	+13.0	V
Power supply voltage	V_{CC}	-0.5	+5.5	V
Operating temperature	T_{OPR}	-55	+125	°C
Storage temperature (Plastic)	T _{STG}	-65	+150	°C
Short circuit output current	I_{OUT}	-	200	mA

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Latchup tolerance

Parameter	Min	Max	Unit
Input voltage with respect to V_{SS} on A9, $\overline{\text{OE}}$, and $\overline{\text{RESET}}$ pin	-1.0	+13.0	V
Input voltage with respect to V_{SS} on all DQ, address and control pins	-1.0	$V_{CC}+1.0$	V
Current	-100	+100	mA

Includes all pins except V_{CC} . Test conditions: $V_{\text{CC}} = 5.0 \text{V}$, one pin at a time.



TSOP pin capacitance							
Symbol	Parameter	Test setup	Тур	Max	Unit		
C_{IN}	Input capacitance	$V_{IN} = 0$	6	7.5	pF		
C _{OUT}	Output capacitance	$V_{OUT} = 0$	8.5	12	pF		
C _{IN2}	Control pin capacitance	$V_{IN} = 0$	8	10	μF		

SO pin capacitance


Symbol	Parameter	Test setup	Тур	Max	Unit
C_{IN}	Input capacitance	$V_{IN} = 0$	6	7.5	pF
C_{OUT}	Output capacitance	$V_{OUT} = 0$	8.5	12	pF
C _{IN2}	Control pin capacitance	$V_{IN} = 0$	8	10	μF

Data retention


Parameter	Temp. (°C)	Min	Unit
Minimum nottom data notantian time	150°	10	years
Minimum pattern data retention time	125°	20	years



Package dimensions



	48-pin TSOP			
	min	max		
	(mm)	(mm)		
a		1.20		
b		0.25		
С	0.50	0.70		
d	0.1	0.21		
e	18.30	18.50		
f	19.80	20.20		
g	11.90	12.10		
h	0.95	1.05		
i	0.05	0.15		
j		0.50		



44-pin SO			
min	max		
(mm)	(mm)		
28.00	28.40		
0.35	0.50		
0.10	0.35		
2.17	2.45		
	2.80		
1.27			
13.10	13.50		
15.70	16.30		
0.06	1.00		
0.10	0.21		
	min (mm) 28.00 0.35 0.10 2.17 1.27 13.10 15.70 0.06		



Ordering codes

Package \ Access Time	55 ns	70 ns	90 ns	120 ns
	(commercial/industrial)	(commercial/industrial)	(commercial/industrial)	(commercial/industrial)
TCOD 1220 mm 40 min	AS29F200B-55TC	AS29F200B-70TC	AS29F200B-90TC	AS29F200B-120TC
	AS29F200B-55TI	AS29F200B-70TI	AS29F200B-90TI	AS29F200B-120TI
TSOP, 12×20 mm, 48-pin	AS29F200T-55TC	AS29F200T-70TC	AS29F200T-90TC	AS29F200T-120TC
	AS29F200T-55TI	AS29F200T-70TI	AS29F200T-90TI	AS29F200T-120TI
CO COO will will. A4 with	AS29F200B-55SC	AS29F200B-70SC	AS29F200B-90SC	AS29F200B-120SC
	AS29F200B-55SI	AS29F200B-70SI	AS29F200B-90SI	AS29F200B-120SI
SO, 600 mil wide, 44-pin	AS29F200T-55SC	AS29F200T-70SC	AS29F200T-90SC	AS29F200T-120SC
	AS29F200T-55SI	AS29F200T-70SI	AS29F200T-90SI	AS29F200T-120SI

Part numbering system

AS29	X	200	X	–XXX	X		С
Flash EEPROM prefix	$\begin{aligned} F &= 5V \\ LV &= 3V \\ LL &= 2.5V \end{aligned}$	Device number	B (bottom) or T (top) boot block	Address access time	Package:	S= SO T= TSOP	Temperature range $ \begin{array}{ccc} C = & Commercial, \ 0^{\circ}C \ to \ 70 \ ^{\circ}C \\ I = & Industrial, \ -40^{\circ}C \ to \ 85^{\circ}C \end{array} $