

CMOS Logic MN4000B Series

MN40174B/MN40174BS

6932852 PANASONIC INDL/ELECTRONIC 66C 05168 D

T-46-07-05

MN40174B/MN40174BS

Hex D-Type Flip-Flops

■ Description

The MN40174B/S have hex D-type flip-flops with common CP and MR pins.

D_n input is transferred to O_n output on the positive going edge of clock input.

When the MR input level becomes "L", hex flip-flop can be reset at the same time.


The MN40174B/S are equivalent to MOTOROLA MC14174B and RCA CD40174B.

■ Truth Table

Input			Output
CP	D	$\overline{MR}$	O
	H	H	H
	L	H	L
	X	H	no change
X	X	L	L

Note) X : don't care

P-3




16-Pin • Plastic DIL Package

P-4




16-Pin • Pinflat Package (SO-16D)

Pin Configuration



■ Logic Diagram



CMOS Logic MN4000B Series

MN40174B/MN40174BS

6932852 PANASONIC INDL. ELECTRONIC 66C 05169 D

T-46-07-05

■ Maximum Ratings (Ta=25°C)

Item	Symbol	Ratings	Unit
Supply Voltage	V _{DD}	-0.5~+18	V
Input Voltage	V _I	-0.5~V _{DD} +0.5*	V
Output Voltage	V _O	-0.5~V _{DD} +0.5*	V
Peak Input · Output Current	±I _I	max. 10	mA
Power Dissipation (per package)	P _D	max. 400	mW
		Decrease up to 200mW rating at 8mW/°C	
Power Dissipation (per output terminal)	P _D	max. 100	mW
Operating Ambient Temperature	T _{opr}	-40~+85	°C
Storage Temperature	T _{stg}	-65~+150	°C

* V_{DD} + 0.5V should be under 18V■ DC Characteristics (V_{SS}=0V)

Item	V _{DD} (V)	Sym- bol	Conditions	Ta=-40°C		Ta=25°C		Ta=85°C		Unit
				min.	max.	min.	max.	min.	max.	
Quiescent Power Supply Current	5	I _{DD}	V _I =V _{SS} or V _{DD}	—	20	—	20	—	150	μA
	10			—	40	—	40	—	300	
	15			—	80	—	80	—	600	
Output Voltage Low Level	5	V _{OL}	V _I =V _{SS} or V _{DD} I _O <1μA	—	0.05	—	0.05	—	0.05	V
	10			—	0.05	—	0.05	—	0.05	
	15			—	0.05	—	0.05	—	0.05	
Output Voltage High Level	5	V _{OH}	V _I =V _{SS} or V _{DD} I _O <1μA	4.95	—	4.95	—	4.95	—	V
	10			9.95	—	9.95	—	9.95	—	
	15			14.95	—	14.95	—	14.95	—	
Input Voltage Low Level	5	V _{IL}	I _O <1μA V _O =0.5V or 4.5V V _O =1V or 9V V _O =1.5V or 13.5V	—	1.5	—	1.5	—	1.5	V
	10			—	3	—	3	—	3	
	15			—	4	—	4	—	4	
Input Voltage High Level	5	V _{IH}	I _O <1μA V _O =0.5V or 4.5V V _O =1V or 9V V _O =1.5V or 13.5V	3.5	—	3.5	—	3.5	—	V
	10			7	—	7	—	7	—	
	15			11	—	11	—	11	—	
Output Current Low Level	5	I _{OL}	V _O =0.4V, V _I =0 or 5V V _O =0.5V, V _I =0 or 10V V _O =1.5V, V _I =0 or 15V	0.52	—	0.44	—	0.36	—	mA
	10			1.3	—	1.1	—	0.9	—	
	15			3.6	—	3	—	2.4	—	
Output Current High Level	5	-I _{OH}	V _O =4.6V, V _I =0 or 5V V _O =9.5V, V _I =0 or 10V V _O =13.5V, V _I =0 or 15V	0.52	—	0.44	—	0.36	—	mA
	10			1.3	—	1.1	—	0.9	—	
	15			3.6	—	3	—	2.4	—	
Output Current High Level	5	-I _{OH}	V _O =2.5V, V _I =0 or 5V	1.7	—	1.4	—	1.1	—	mA
Input Leakage Current	15	±I _I	V _I =0 or 15V	—	0.3	—	0.3	—	1	μA

CMOS Logic MN4000B Series

MN40174B/MN40174BS

6932852 PANASONIC INDL ELECTRONIC 66C 05170 D

T-46-07-05

■ Switching Characteristics ($T_a=25^\circ\text{C}$, $V_{SS}=0\text{V}$, $C_L=50\text{pF}$)

Item	V_{DD} (V)	Symbol	min.	typ.	max.	Unit
Output Rise Time	5	t_{TLH}	—	60	180	ns
	10		—	30	90	
	15		—	20	60	
Output Fall Time	5	t_{THL}	—	60	180	ns
	10		—	30	90	
	15		—	20	60	
Propagation Delay Time CP→On (H→L)	5	t_{PHL}	—	75	225	ns
	10		—	30	90	
	15		—	20	60	
Propagation Delay Time CP→On (L→H)	5	t_{PLH}	—	75	225	ns
	10		—	30	90	
	15		—	20	60	
Propagation Delay Time $\overline{\text{MR}} \rightarrow \text{On}$ (H→L)	5	t_{PHL}	—	85	255	ns
	10		—	35	105	
	15		—	25	75	
Set-up Time $D_n \rightarrow \text{CP}$	5	t_{su}	—	10	30	ns
	10		—	5	15	
	15		—	5	15	
Hold Time $D_n \rightarrow \text{CP}$	5	t_{hold}	—	0	20	ns
	10		—	0	10	
	15		—	0	10	
Minimum Clock Pulse Width	5	t_{WCPL}	—	35	100	ns
	10		—	15	45	
	15		—	10	30	
Minimum $\overline{\text{MR}}$ Pulse Width	5	t_{WMRL}	—	35	100	ns
	10		—	15	45	
	15		—	10	30	
Reset Recovery Time	5	t_{RMR}	—	25	75	ns
	10		—	10	30	
	15		—	5	15	
Maximum Clock Frequency	5	f_{max}	5	11	—	MHz
	10		15	30	—	
	15		20	45	—	
Input Capacitance		C_i	—	—	7.5	pF

● Dynamic Signal Waveforms

