IQ DEMODULATOR

FEATURES

- **Frequency Range: 1.7–2.0 GHz**
- **Integrated Baseband Programmable Gain Amplifier**
- **On Chip Programmable Baseband Filter**
- **High Cascaded IP3: 21 dBm at 1.9 GHz**
- **High IP2: 60 dBm at 1.9 GHz**
- **Hardware and Software Power Down**
- **3-Wire Serial Programmable Interface**
- **Single Supply: 4.5 V to 5.5 V Operation**



APPLICATIONS

- **Wireless Infrastructure**
  - **WCDMA**
  - **CDMA**
- **Wireless Local Loop**
- **High Linearity Direct-Down Conversion Receiver**

DESCRIPTION

The TRF3710 is a highly linear and integrated direct-conversion Quadrature Demodulator optimized for Third-Generation (3G) wireless infrastructure. The TRF3710 integrates balanced I and Q mixers, LO buffers and phase splitters to convert an RF signal directly to I and Q baseband. The on-chip Programmable-Gain Amplifiers allow adjustment of the output signal level without the need for external variable-gain (attenuator) devices. The TRF3710 integrates programmable baseband low-pass filters that attenuate nearby interference, eliminating the need for an external baseband filter.

Housed in a 7X7mm QFN package, the TRF3710 provides the smallest and most integrated receiver solution available for high performance equipment.

AVAILABLE DEVICE OPTIONS

PRODUCT	PACKAGE LEAD	PACKAGE DESIGNATOR(1)	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKINGS	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
TRF3710	QFN-48	RGZ	–40°C to 85°C	TRF3710	TRF3710IRGZR	Tape and Reel, 2500
					TRF3710IRGZT	Tape and Reel, 500

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTIONAL BLOCK DIAGRAM



RGZ Package
(Top View)



TERMINAL FUNCTIONS

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
GNDDIG	1		Digital ground, grounds can be tied together.
VCCDIG	2		Digital power supply, 4.5 V to 5.5 V. Decoupled from other sources.
CHIP_EN	3	I	Chip enable, enabled = logic level 1, disabled = logic level 0
VCCMIX	4		Mixer power supply, 4.5 V to 5.5 V. Decoupled from other sources.
MIXinp	6	I	Mixer input: positive terminal, connected to external balun; balun type is frequency specific.
MIXinn	7	I	Mixer input: negative terminal, connected to external balun; balun type is frequency specific.
VCCMIX	9		Mixer power supply, 4.5 V to 5.5 V. Decoupled from other sources.
MIXQoutp	16	O	Mixer Q output: positive terminal (test pin), NC for normal operation.
MIXQoutn	17	O	Mixer Q output: negative terminal (test pin), NC for normal operation.
REXT	20	O	Reference-bias external resistor: 30 kΩ; used to set the bias of internal circuits of chip
VCCBIAS	21		Bias-block power supply, 4.5 V to 5.5 V. Decoupled from other sources.
GDNBIAS	22		Bias-block ground; grounds can be tied together.
VOFFQ	23	I	Q-chain Analog-offset correction input, 0 V to 3 V.
VCMQ	24	I	Baseband Q chain input common mode, nominally 1.5 V.
VCCBBQ	25		Baseband Q chain power supply, 4.5 V to 5.5 V. Decoupled from other sources.
AGND	26		Analog ground; grounds can be tied together.
BBQoutn	27	O	Baseband Q output: negative terminal.
BBQoutp	28	O	Baseband Q output: positive terminal.
VCCLO	29		Local Oscillator power supply, 4.5 V to 5.5 V. Decoupled from other sources.
LOin	30	I	Local Oscillator input: negative terminal.
LOip	31	I	Local Oscillator input: positive terminal.
BBIoutn	33	O	Baseband I output: negative terminal.
BBIoutp	34	O	Baseband I output: positive terminal.
AGND	35		Analog ground; grounds can be tied together.
VCCBBI	36		Baseband I power supply, 4.5 V to 5.5 V. Decoupled from other sources.
VCMI	37	I	Baseband I chain input common mode, nominally 1.5 V.
VOFFI	38	I	I-chain Analog-offset correction input, 0 V to 3 V.
Gain_B2	39	I	PGA fast gain control bit 2
Gain_B1	40	I	PGA fast gain control bit 1
Gain_B0	41	I	PGA fast gain control bit 0
MIXIoutn	44	O	Mixer I output: negative terminal (test pin), NC for normal operation.
MIXIoutp	45	O	Mixer I output: positive terminal (test pin), NC for normal operation.
STROBE	46	I	SPI enable (latches data into SPI after final clock pulse. Logic level = 1)
DATA	47	I	SPI data input (programming data for baseband filter frequency setting, PGA gain settings and dc offset calibration).
CLOCK	48	I	SPI clock input

THERMAL CHARACTERISTICS

Over operating free-air temperature range (unless otherwise noted)

PARAMETER (1)		TEST CONDITIONS	MIN	TYP	MAX	UNIT
θ_{JA}	Thermal derating, junction-to-ambient	Soldered slug, no airflow		26		°C/W
		Soldered slug, 200-LFM airflow		20.1		
		Soldered slug, 400-LFM airflow		17.4		
θ_{JA} (2)		7 × 7 mm 48 pin PDFP		25		
θ_{JB}	Thermal derating, junction-to-board	7 × 7 mm 48 pin PDFP		12		

(1) Determined using JEDEC standard JESD-51 with High K board
(2) 16 layers, high-K board

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range (unless otherwise noted) (1)

		VALUE	UNIT
	Supply voltage range (2)	–0.3 to 5.5	V
	Digital I/O voltage range	–0.3 to V_{CC} + 0.5	V
T_J	Operating virtual junction temperature range	–40 to 150	°C
T_A	Operating ambient temperature range	–40 to 85	°C
T_{stg}	Storage temperature range	–65 to 150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground terminal.

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{CC}	Power supply voltage	4.5	5	5.5	V
	Power supply voltage ripple			940	μV_{pp}
T_A	Operating ambient temperature range	-40		85	°C
T_J	Operating virtual junction temperature range	-40		150	°C

ELECTRICAL CHARACTERISTICS

Power supply = 5.0 V, LO = 0 dBm at 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS (1)	MIN	TYP	MAX	UNIT
DC PARAMETERS						
I_{CC}	Total supply current			360		mA
	Power down current			5		mA
IQ DEMODULATOR AND BASEBAND SECTION						
f_{RF}	Frequency range		1700		2000	MHz
G_{minBB}	Minimum gain				20	dB
G_{maxBB}	Maximum gain			43	45	dB
	Gain range		22	24		dB
	Gain step	See (2)		1		dB
NF_{BB}	Noise figure	Gain setting = 15		13.5	14.5	dB
$IIP3_{BB}$	3rd order input intercept point	Gain setting = 15 (3) (4)		21		dBm

(1) Balun used for measurements: Band 1:1700 MHz Balun = Murata LDB211G8005C-001, Band 2: 1800 to 1900 MHz Balun = Murata LDB211G9005C-001
(2) Two consecutive gain setting
(3) Two CW tones of –30 dBm at ±900-kHz and ±1.7-MHz offset (baseband filter 1-dB cutoff frequency of Min LPF).
(4) Two CW tones of –30 dBm at ±2.7-MHz and ±5.9-MHz offset (baseband filter 1-dB cutoff frequency of Max LPF).

ELECTRICAL CHARACTERISTICS (continued)

Power supply = 5.0 V, LO = 0 dBm at 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS(1)	MIN	TYP	MAX	UNIT
$OIP3_{BB}$	Output 3rd intercept point	Gain setting = 15; 2 tones 1 V_{PP} each (5)		32		dBVrms
$OIP1_{BB}$	Output compression point	1 tone(6)		3		dBVrms
$IIP2_{BB}$	2nd order input intercept point	Gain setting = 15(7)		60		dBm
f_{LPF}	Baseband low pass filter cutoff frequency	1-dB point(8)	0.615		1.92	MHz
	Baseband relative attenuation at Min LPF cutoff frequency(9)	615 kHz			1	dB
		900 kHz		10		
		1.7 MHz		50		
		5 MHz	60			
		20 MHz		100		
	Baseband relative attenuation at Max LPF cutoff frequency(9)	1.92 MHz			1	dB
		2.7 MHz		10		
		5.0 MHz		50		
		20 MHz		100		
	Baseband filter phase linearity	rms phase deviation from linear phase(10)		1.8		Degree
	Baseband filter amplitude ripple	See (10)		0.5		dB
	Sideband suppression		35			dB
	Output load impedance	Parallel resistance		1		kΩ
		Parallel capacitance		20		pF
V_{CM}	Output common mode	Measured at I and Q channel baseband outputs	0.7	1.5	4.0	V
LOCAL OSCILLATOR PARAMETERS						
	Local oscillator frequency		1700		2000	MHz
	LO input level			0		dBm
	LO leakage	At MIXinn/p			–58	dBm
DIGITAL INTERFACE						
V_{IH}	High-level input voltage		2	5	V_{CC}	V
V_{IL}	Low-level input voltage		0		0.8	V
V_{OH}	High-level output voltage		$0.8 \times V_{CC}$			V
V_{OL}	Low-level output voltage				$0.2 \times V_{CC}$	V

(5) Two CW tones at an offset from LO frequency smaller than the baseband filter cutoff frequency.
(6) Single CW tone at an offset from LO smaller than the baseband filter cutoff frequency.
(7) Two tones at $F_{RF1} = F_{LO} \pm 900$ kHz and $F_{RF2} = F_{LO} \pm 1$ MHz; IM_2 product measured at 100-kHz output frequency (for Min baseband filter 1-dB cutoff frequency). The 2 tones are at $F_{RF1} = F_{LO} \pm 2.7$ MHz and $F_{RF2} = F_{LO} \pm 2.8$ MHz, and the IM_2 product measured at 100 kHz output frequency (for Max baseband filter 1-dB cutoff frequency).
(8) Baseband low pass filter 1-dB cutoff frequency is programmable through SPI between Min and Max value.
(9) Attenuation relative to passband gain.
(10) Across filter passband: 615 kHz (Min baseband filter cutoff frequency) and 1.92 MHz (Max baseband filter cutoff frequency).

TIMING REQUIREMENTS

Power supply = 5.0 V, LO = 0 dBm at 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{(CLK)}$	Clock period		50			ns
t_{su1}	Setup time, data		10			ns
t_h	Hold time, data		10			ns
t_w	Pulse width, STROBE		20			ns
t_{su2}	Setup time, STROBE		10			ns



Figure 1. Serial Programming Timing Diagram

TYPICAL CHARACTERISTICS

V_{CC} = 5 V, T_A = 25°C, 1950 MHz, Gain setting = 24 (unless otherwise stated).
(CDMA = BBFREQ = 90, WCDMA = BBFREQ = 7)

GAIN vs FREQUENCY



Figure 2.

GAIN vs GAIN STATE



Figure 3.

IIP_3 vs FREQUENCY



Figure 4.

IIP_3 vs FREQUENCY



Figure 5.

IIP_3 vs FREQUENCY



Figure 6.

IIP_3 vs FREQUENCY



Figure 7.

TYPICAL CHARACTERISTICS (continued)

V_{CC} = 5 V, T_A = 25°C, 1950 MHz, Gain setting = 24 (unless otherwise stated).
(CDMA = BBFREQ = 90, WCDMA = BBFREQ = 7)

IIP_2 vs FREQUENCY



Figure 8.

IIP_2 vs FREQUENCY



Figure 9.

IIP_2 vs FREQUENCY



Figure 10.

IIP_2 vs FREQUENCY



Figure 11.

OIP_3 vs FREQUENCY



Figure 12.

OIP_3 vs FREQUENCY



Figure 13.

TYPICAL CHARACTERISTICS (continued)

V_{CC} = 5 V, T_A = 25°C, 1950 MHz, Gain setting = 24 (unless otherwise stated).
(CDMA = BBFREQ = 90, WCDMA = BBFREQ = 7)



Figure 14.



Figure 15.



Figure 16.



Figure 17.



Figure 18.



Figure 19.

TYPICAL CHARACTERISTICS (continued)

V_{CC} = 5 V, T_A = 25°C, 1950 MHz, Gain setting = 24 (unless otherwise stated).
(CDMA = BBFREQ = 90, WCDMA = BBFREQ = 7)



Figure 20.



Figure 21.



Figure 22.



Figure 23.



Figure 24.

TYPICAL CHARACTERISTICS

HISTOGRAM PLOTS



Figure 25.



Figure 26.



Figure 27.



Figure 28.



Figure 29.

SERIAL INTERFACE PROGRAMMING REGISTERS DEFINITION

The TRF3710 features a 3-wire serial programming interface (SPI) that controls an internal 32-bit shift register. There are a total of 3 signals that need to be applied: the CLOCK (pin 48), the serial DATA (pin 47) and the STROBE (pin 46). The DATA (DB0-DB31) is loaded LSB first and is read on the rising edge of the CLOCK. The STROBE is asynchronous to the CLOCK and at its rising edge the data in the shift register gets loaded onto the selected internal register. The first two bits (DB0-DB1) are the address to select the available internal registers.



Figure 30. Serial Interface Timing

Register 0

Register Address		PWD Mixer	PWD LO Buff	PWD Test Buff	PWD Filter	PWD Output Buff	RSVD	PWD Dig Cal Block	PWD Ana Cal Block	Baseband Gain Setting					BB Freq Cutoff Set
Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Bit8	Bit9	Bit10	Bit11	Bit12	Bit13	Bit14	Bit15

Baseband Freq Cutoff Settings Cont.						RSVD		DC Detector Bandwidth		RSVD			Cal Reset	Spare	Spare
Bit16	Bit17	Bit18	Bit19	Bit20	Bit21	Bit22	Bit23	Bit24	Bit25	Bit26	Bit27	Bit28	Bit29	Bit30	Bit31

Figure 31. Register 0 MapFigure

Table 1. Register 0: Device Setup

REGISTER 0	NAME	RESET VALUE	WORKING DESCRIPTION
Bit0	ADDR_0	0	Address bits
Bit1	ADDR_1	0	
Bit2	PWD_MIX	0	Mixer Power Down (off = 1)
Bit3	PWD_LO	0	LO buffer Power Down (off = 1)
Bit4	PWD_BUF1	1	Test buffer Power Down (off = 1)
Bit5	PWD_FILT	0	Baseband Filter Power Down (off = 1)
Bit6	PWD_BUF2	0	Output buffer Power Down (off = 1)
Bit7	Reserved	0	
Bit8	PWD_DC_OFF_DIG	1	Digital Calibration Blocks Power Down (off = 1)
Bit9	PWD_DC_OFF_ANA	1	Analog calibration Blocks Power Down (off = 1)
Bit10	BBGAIN_0	1	Sets baseband gain; the default power on setting = 15 (typ gain = 34 dB) Example: There are 25 gain settings (0 to 24) in 1 dB increments. Setting gain to 27 dB use this equation **Gain Setting Max -(typical gain - gain wanted) = New Gain Setting**. So 24-(43 dB-27 dB) = 8 which would be from bit 10 to bit 14 <00010>.
Bit11	BBGAIN_1	1	
Bit12	BBGAIN_2	1	
Bit13	BBGAIN_3	1	
Bit14	BBGAIN_4	0	
Bit15	BBFREQ_0	1	Sets BB Freq cutoff; default = 85. Example: For CDMA, the corner frequency is 615 kHz. Refer to the 1dB Frequency vs. BBFREQ Setting plot to determine the setting, which is 90. Then set Bit 15 through Bit 21 to <1011010> which corresponds to 90.
Bit16	BBFREQ_1	0	
Bit17	BBFREQ_2	1	
Bit18	BBFREQ_3	0	
Bit19	BBFREQ_4	1	
Bit20	BBFREQ_5	0	
Bit21	BBFREQ_6	1	
Bit22	Reserved	1	
Bit23	Reserved	0	
Bit24	EN_FLT_B0	0	DC detector bandwidth
Bit25	EN_FLT_B1	0	
Bit26	Reserved	0	
Bit27	Internal use only	0	
Bit28	Internal use only	0	
Bit29	CAL_RESET	0	Reset the internal calibration logic when = 1
Bit30	Spare<0>	0	
Bit31	Spare<1>	0	

- **Baseband PGA gain:** BBGAIN_<4,0> (B<14,10>) sets the gain of the baseband programmable gain amplifier. The acceptable values are from <00000> to <11000> (Refer to *Gain Control* paragraph, under the Application Information section, for more information)
- **Baseband filter cutoff frequency:** BBFREQ_<6,0> (B<21,15) controls the baseband 1-dB cutoff frequency. An all 0's word sets the filter to its maximum cutoff frequency, while all 1's correspond to minimum filter bandwidth.
- **EN_FLT_B0/1:** these bits control the bandwidth of the detector used to measure the dc offset during the automatic calibration. There is an RC filter in front of the detector, that can be fully bypassed. EN_FLT_B0 controls the resistor (bypass = 1), while EN_FLT_B1 controls the capacitor (bypass = 1). The typical 3-dB cutoff frequencies of the detector bandwidth are summarized in the following table (see Application Information section for more detail on the dc offset calibration and the detector bandwidth).

EN_FLT_B1	EN_FLT_B0	Typical 3 dB Cutoff Freq.	Notes
X	0	10 MHz	Maximum bandwidth Bypass R, C
0	1	10 kHz	Enable R
1	1	1 kHz	Minimum BW, Enable R, C

Register 1

Register Address		Auto Cal	Enable Autocal	DAC Bits To Be Set During Manual Cal I/Q											
Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Bit8	Bit9	Bit10	Bit11	Bit12	Bit13	Bit14	Bit15

DAC Bits CONT				DC Offset Digital Cal. Resolution for I Channel		DC Offset Digital Cal. Resolution for Q Channel		Bin Search	Division Ratio for Clock Divider			Cal Clk Select	Internal Osc Freq Trimming		
Bit16	Bit17	Bit18	Bit19	Bit20	Bit21	Bit22	Bit23	Bit24	Bit25	Bit26	Bit27	Bit28	Bit29	Bit30	Bit31

Figure 32. Register 1 MapFigure

Table 2. Register 1: Device Setup

REGISTER 1	NAME	RESET VALUE	WORKING DESCRIPTION
Bit0	ADDR_0	1	Address bits
Bit1	ADDR_1	0	
Bit2	AUTO_CAL	1	Auto dc offset correction when = 1, otherwise manual
Bit3	EN_AUTOCAL	0	Auto cal begins when bit= 1, is reset after completion of cal
Bit4	IDAC_BIT0	0	DAC bits to be set during manual cal I/Q
Bit5	IDAC_BIT1	0	
Bit6	IDAC_BIT2	0	
Bit7	IDAC_BIT3	0	
Bit8	IDAC_BIT4	0	
Bit9	IDAC_BIT5	0	
Bit10	IDAC_BIT6	0	
Bit11	IDAC_BIT7	1	
Bit12	QDAC_BIT0	0	
Bit13	QDAC_BIT1	0	
Bit14	QDAC_BIT2	0	
Bit15	QDAC_BIT3	0	
Bit16	QDAC_BIT4	0	
Bit17	QDAC_BIT5	0	
Bit18	QDAC_BIT6	0	
Bit19	QDAC_BIT7	1	
Bit20	IDET_B0	1	Set the dc offset digital calibration resolution for I channel.
Bit21	IDET_B1	1	
Bit22	QDET_B0	1	Set the dc offset digital calibration resolution for Q channel.
Bit23	QDET_B1	1	
Bit24	Bin Search	1	Set to 1 for Auto-Calibration; Set to 0 for Manual control.
Bit25	CLK_DIV_RATIO<0>	0	DC offset auto-calibration clock divider: division ratios = 1, 8, 16, 128, 256, 1024, 2048, 16684
Bit26	CLK_DIV_RATIO<1>	0	
Bit27	CLK_DIV_RATIO<2>	0	
Bit28	CAL_CLK_SEL	1	Select internal oscillator when 1, SPI clk when 0
Bit29	OSC_TRIM<0>	1	Internal Oscillator frequency trimming 000 => 300 kHz 111 => 1.8 MHz
Bit30	OSC_TRIM<1>	1	
Bit31	OSC_TRIM<2>	0	

- **AUTO_CAL (bit2):** when 1, the dc offset auto calibration is selected.
- **EN_AUTOCAL (bit3):** setting this bit to 1 starts the dc offset auto-calibration. At the end of the calibration, the bit is reset to 0 (see Application Information for more details on dc offset correction).
- **IDET_B<1,0>, QDET_B<1,0>:** These bits control the maximum output dc voltage of the dc-offset correction DAC (I and Q channel).
- **CLK_DIV_RATIO <2,0>:** Frequency divider for the Cal Clock. The incoming clock (either the Serial Interface Clock or the internal oscillator) divided by the divider ratio set by Bits 25–27, generate the reference clock used during the auto-calibration.
- **CAL_CLK_SEL:** selects the internal oscillator or the external SPI clock as calibration clock.
- **OSC_TRIM<2,0>:** Bits 29–31 control the internal oscillator frequency.

Register 2

Register Address		I Mixer Offset Side A							I Mixer Offset Side B						
Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Bit8	Bit9	Bit10	Bit11	Bit12	Bit13	Bit14	Bit15

Q Mixer Offset Side A							Q Mixer Offset Side B							Spare	Spare
Bit16	Bit17	Bit18	Bit19	Bit20	Bit21	Bit22	Bit23	Bit24	Bit25	Bit26	Bit27	Bit28	Bit29	Bit30	Bit31

Figure 33. Register 2 MapFigure

Register 2: Device Setup

REGISTER 2	NAME	RESET VALUE	WORKING DESCRIPTION
Bit0	ADDR_0	0	Address bits
Bit1	ADDR_1	1	
Bit2	Ioffa_0	0	I mixer offset side A
Bit3	Ioffa_1	0	
Bit4	Ioffa_2	0	
Bit5	Ioffa_3	0	
Bit6	Ioffa_4	0	
Bit7	Ioffa_5	0	
Bit8	Ioffa_6	0	
Bit9	Ioffb_0	0	I mixer offset side B
Bit10	Ioffb_1	0	
Bit11	Ioffb_2	0	
Bit12	Ioffb_3	0	
Bit13	Ioffb_4	0	
Bit14	Ioffb_5	0	
Bit15	Ioffb_6	0	
Bit16	Qoffa_0	0	Q mixer offset side A
Bit17	Qoffa_1	0	
Bit18	Qoffa_2	0	
Bit19	Qoffa_3	0	
Bit20	Qoffa_4	0	
Bit21	Qoffa_5	0	
Bit22	Qoffa_6	0	
Bit23	Qoffb_0	0	Q mixer offset side B
Bit24	Qoffb_1	0	
Bit25	Qoffb_2	0	
Bit26	Qoffb_3	0	
Bit27	Qoffb_4	0	
Bit28	Qoffb_5	0	
Bit29	Qoffb_6	0	
Bit30	Spare<0>	0	
Bit31	Spare<1>	0	

APPLICATION INFORMATION

GAIN CONTROL

The TRF3710 integrates a base band Programmable Gain Amplifier (PGA) that provides 24 dB of gain range with 1 dB steps. The PGA gain is controlled through SPI by a 5-bit word (register 0 bits<10,14>). Alternatively, the PGA can be programmed by a combination of 5 bits programmed through the SPI and 3 parallel external bits (pins Gain_B2, Gain_B1, Gain_B0). This allows a fast gain change (0 to 7 dB by 1 dB step) without the need to reprogram the SPI registers.

The PGA gain control word (BBgain<0,4>) can be programmed to a setting between 0 and 24. This word is the sum of the SPI programmed gain (register 0 bits<10,14>) and the parallel external 3 bits as shown in Figure 34. Setting the PGA gain setting above 24 is not valid. Typical applications will set the PGA gain setting to 15 which allows room to adjust the PGA gain up or down to maintain desired output signal to the Analog-to-Digital Converter over all conditions.



Figure 34. PGA Gain Control Word

For example, if a PGA gain setting of 20 dB is desired, then the SPI can be programmed directly to 20. Alternatively, the SPI gain register can be programmed to 15 and the parallel external bits set to 101 (binary) corresponding to an additional 5 dB.

AUTOMATED DC OFFSET CALIBRATION

The TRF3710 provides an automatic calibration procedure for adjusting the DC offset in the base band I/Q paths. The digital DC offset correction is engaged by setting the PWD_DC_OFF_DIG (register 0, bit 8) to “0” and the PWD_DC_OFF_ANA (register 0, bit 9) to “1”. The internal calibration requires a clock in order to function. TRF3710 can use the internal relaxation oscillator or the external SPI clock. Using the internal oscillator is the preferred method which is selected by setting the Cal_Sel_Clk (register 1, bit 28) to “1”. The internal oscillator frequency is set through the Osc_Trim bits (register 1, bits 29-31). The frequency of the oscillator is detailed in Table 3.

Table 3. Internal Oscillator Frequency Control

Osc_Trim <2>	Osc_Trim <1>	Osc_Trim <0>	Frequency
0	0	0	300 kHz
0	0	1	500 kHz
0	1	0	700 kHz
0	1	1	900 kHz
1	0	0	1.1 MHz
1	0	1	1.3 MHz
1	1	0	1.5 MHz
1	1	1	1.8 MHz

The default setting of these registers corresponds to 900 kHz oscillator frequency; this is sufficient for auto-calibration and does not need to be modified.

The internal DC offset correction DACs output full scale range is programmable (IDET_B0,<1> and QDET_B0,<1>, register 1 bit20,<23>). The range is shown in Table 4.

Table 4. DC Offset Correction DAC Programmable Range

I(Q)DET_B1	I(Q)DET_B0	Full Scale
0	0	10 mV
0	1	20 mV
1	0	30 mV
1	1	40 mV

The I and Q channel output maximum DC offset correction range can be calculating by multiplying the values in the table by the base-band PGA gain. The LSB of the digital correction is dependent on the programmed maximum correction range. For optimum resolution and best correction the DC offset DAC range should be set to 10 mV for both the I and Q channel with the PGA gain set for the nominal condition. The DC offset correction DAC output is affected by a change in the PGA gain but if the initial calibration yields optimum results then the adjustment of the PGA gain during normal operation will not significantly impair the DC offset balance. For example, if the optimized calibration yields a DC offset balance of 2 mV at a gain setting of 17, then the DC offset will maintain less than 10 mV balance as the gain is adjusted ±7 dB.

The DC offset correction DACs are programmed from the internal registers when the *AUTO_CAL* bit (register 1, bit 2) is set to 1. At start-up, the internal registers are loaded at half scale corresponding to a decimal value of 128. When an auto calibration is desired, verify that the *Bin_Search* bit (register 1, bit 24) is set to 1. The auto-cal is initiated by toggling the *EN_AUTOCAL* bit (register 1, bit 3) to 1. When the calibration is over, this bit is automatically reset to 0. During calibration the RF Local Oscillator must be applied.

At each clock cycle during an auto calibration sequence the internal circuitry senses the output DC offset and calculates the new DC current for the DAC. After the 9th clock cycle, the calibration is complete and the AUTO_CAL bit is reset to 0. The DC offset DAC state is stored in the internal registers and maintained as long as the power supply is kept on or until the *Cal Reset* (register 1, bit 29) is toggled to 1 or a new calibration is started.

The required clock speed for the optimum calibration is determined by the internal detector behavior (integration bandwidth, gain, sensitivity). The input bandwidth of the detector can be adjusted by changing the cut-off frequency of the RC low pass filter in front of the detector (register 0, bits 24–25) corresponding to 3 dB corner frequency steps of 10 MHz, 10 kHz, and 1 kHz. The speed of the clock can be slowed down by selecting a clock divider ratio (register 1, bits 25–27).

The detector has more averaging time the slower the clock; hence, it can be desirable to slow down the clock speed for a given condition to achieve optimum results. For example, if there is no RF present on the RF input port, the detection filter can be left wide (10 MHz) and the clock divider can be left at div-by-1. The auto-calibration yields a DC offset balance between the differential base band output ports (I and Q) that is less than 15 mV. Some minor improvement may be obtained by increasing the averaging of the detector by increasing the clock divider up to 256.

However, if there is a modulated RF signal present at the input port, it is desirable to reduce the detector bandwidth to filter out most of the modulated signal. The detector bandwidth can be set to a 1 kHz corner frequency. With the modulated signal present, and with the detection bandwidth reduced, additional averaging is required to get the optimum results. A clock divider setting of 1024 yields optimum results.

An increase in the averaging is possible by increasing the clock divider at the expense of longer converging time. The convergence time can be calculated by the following:

$$\tau_C = \frac{(\text{Auto\_Cal\_Clk\_Cycles}) \times (\text{Clk\_Divider})}{\text{Osc\_Freq}} \quad (1)$$

With a clock divider of 1024 and with the nominal oscillator frequency of 900 kHz the convergence time is:

$$\tau_C = \frac{(9) \times (1024)}{900\ \text{kHz}} = 10.24\ \text{ms} \quad (2)$$

ALTERNATE METHOD FOR ADJUSTING DC OFFSET

The internal registers controlling the internal DC current DAC are accessible through the SPI, providing a user programmable method for implementing the DC offset calibration. To employ this option the *Auto Cal* bit must be set to 0 and the *Bin_Search* set to “0”. During this calibration, an external instrument monitors the output DC offset between the I/Q differential outputs and programs the internal registers (IDAC_BIT0,<7> and QDAC_BIT0,<7> bits, register 1 bit4,<19>) to cancel the DC offset.

The TRF3710 also offers a third DC offset calibration option to control the output DC offset by an external voltage (0–3 V) injected at the VOFFI and VOFFQ pins. Set *PWD_DC_OFF_DIG* (register 0, bit 8) to 1 (Off) and set *PWD_DC_OFF_ANA* (register 0, bit 9) to 0 to engage the external analog voltage control of the output DC offset. The analog voltage at the VOFFI and VOFFQ pins can be adjusted to provide the proper DC offset balance.

PCB LAYOUT GUIDELINES

The TRF3710 device is fitted with a ground slug on the back of the package that must be soldered to the PCB ground with adequate ground vias to ensure a good thermal and electrical connection. The recommended via pattern and ground pad dimensions are shown in Figure 35. The recommended via diameter is 8 mils. The ground pins of the device can be directly tied to the ground slug pad for a low inductance path to ground. Additional ground vias may be added if space allows. The NC (No Connect) pins can also be tied to the ground plane.

Decoupling capacitors at each of the supply pins is recommended. The high frequency decoupling capacitors for the RF mixers (VCCMIX) should be placed close to their respective pins. The value of the capacitor should be chosen to provide a low impedance RF path to ground at the frequency of operation. Typically this value is around 10 pF or lower. The other decoupling capacitors at the other supply pins should be kept as close to their respective pins as possible.

The device exhibits symmetry with respect to the quadrature output paths. It is recommended that the PCB layout maintain that symmetry in order to ensure the quadrature balance of the device is not impaired. The I/Q output traces should be routed as differential pairs and their lengths all kept equal to each other. Decoupling capacitors for the supply pins should be kept symmetrical where possible. The RF differential input lines related to the RF input and the LO input should also be routed as differential lines with their respective lengths kept equal. If an RF balun is used to convert a single ended input to differential input, then the RF balun should be placed close to the device. Implement the RF balun layout per the manufacturer’s guidelines to provide best gain and phase balance to the differential outputs. On the RF traces, maintain proper trace widths to keep the characteristic impedance of the RF traces at a nominal 50 Ω.



Figure 35. PCB Layout Guidelines

APPLICATION SCHEMATICS

The typical application schematic is shown in Figure 36. The RF bypass caps and coupling caps are depicted with 10 pF capacitors. These values can be adjusted to provide the best high frequency bypass based on the frequency of operation.



Figure 36. TRF3710 Application Schematics

The RF input port and the RF LO port require differential input paths. Single ended RF inputs to these ports can be converted with an RF balun that is centered at the band of interest. Linearity performance of the TRF3710 is dependant on the amplitude and phase balance of the RF balun; hence, care should be taken with the selection of the balun device and with the RF layout of the device. The recommended RF balun devices are listed in Table 5.

Table 5. RF Balun Devices

MANUFACTURER	PART NUMBER	FREQUENCY RANGE (MHz)	UNBALANCE IMPEDANCE	BALANCE IMPEDANCE
Murata	LDB211G8005C-001	1800 ±100 MHz	50 Ω	50 Ω
Murata	LDB211G9005C-001	1900 ±100 MHz	50 Ω	50 Ω

ADC INTERFACE

The TRF3710 has an integrated ADC driver buffer that allows direct connection to an Analog-to-Digital Converter (ADC) without additional active circuitry. The common mode voltage generated by the ADC can be directly supplied to the TRF3710 through the VCMI/Q pins (pins 24, 37). Otherwise, a nominal common mode voltage of 1.5 V should be applied to those pins. The TRF3710 device can operate with a common mode voltage from 1.5 V to 2.8 V without any impairment to the output performance. Figure 37 illustrates the degradation of the output compression point as the common mode voltage exceeds those values.



Figure 37. P1dB Performance vs Common Mode Voltage

APPLICATION FOR A HIGH PERFORMANCE RF RECEIVER SIGNAL CHAIN

The TRF3710 is the centerpiece component in a high performance direct down convert receiver. The device is a highly integrated direct down convert demodulator that requires minimal additional devices to complete the signal chain. A signal chain block diagram example is shown in Figure 38.



Figure 38. Block Diagram of Direct Down Convert Receiver

The lineup requires a Low Noise Amplifier (LNA) that operates at the frequency of interest with typical 1 to 2 dB Noise Figure (NF) performance. An RF band pass filter (BPF) is selected at the frequency band of interest to eliminate unwanted signals and images outside the band from reaching the demodulator. The TRF3710 incorporates the direct down convert demodulation, base band filtering, and base band gain control functions. An external synthesizer, like the TRF3761, is used to provide the Local Oscillator (LO) source to the TRF3710. The differential outputs of the TRF3761 directly mate with LO input of the TRF3710. The quadrature outputs (I/Q) of the TRF3710 directly drive the input to the Analog-to-Digital Converter (ADC). A dual ADC like the ADS5232 12-bit 80 MSPS ADC mates perfectly with the differential I/Q output of the TRF3710. In addition, the common mode output voltage generated by the ADS5232 is fed directly into the common mode ports (pins 24, 37) to ensure the optimum dynamic range of the ADC is maintained.

The cascaded performance of the TRF3710 with the ADS5231 and TRF3761 was measured with WCDMA modulated signals. A single channel WCDMA receive signal was injected into the TRF3710 at –100 dBm. This power roughly corresponds to typical levels this device would see at sensitivity when an appropriate LNA and filter are used. The EVM (Error Vector Magnitude) of the RX channel was measured as a gauge of the system performance. The performance at –100 dBm input is shown in Figure 39. The EVM percentage at -100 dBm is approximately 27.6% at 60 ksym/s. This correlates with the required SNR (signal to noise ratio) for the device with appropriate LNA to meet or exceed the BER (Bit Error Rate) specification of 0.1% per the standards at the input sensitivity level.



Figure 39. WCDMA RX EVM performance of the TRF3710 with ADS5231 and TRF3761

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)
TRF3710IRGZR	ACTIVE	QFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TRF3710IRGZRG4	ACTIVE	QFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TRF3710IRGZT	ACTIVE	QFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TRF3710IRGZTG4	ACTIVE	QFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

TAPE AND REEL BOX INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRF3710IRGZR	RGZ	48	SITE 60	330	16	7.3	7.3	1.5	12	16	Q2
TRF3710IRGZT	RGZ	48	SITE 60	330	16	7.3	7.3	1.5	12	16	Q2

TAPE AND REEL BOX DIMENSIONS



Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
TRF3710IRGZR	RGZ	48	SITE 60	342.9	336.6	28.58
TRF3710IRGZT	RGZ	48	SITE 60	342.9	336.6	28.58

RGZ (S–PQFP–N48) PLASTIC QUAD FLATPACK



NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. Quad Flatpack, No–leads (QFN) package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
E. Falls within JEDEC MO–220.

THERMAL PAD MECHANICAL DATA

RGZ (S–PQFP–N48)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No–Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No–Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		**Applications**	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265