ADC0808, ADC0809 CMOS ANALOG-TO-DIGITAL CONVERTERS WITH 8-CHANNEL MULTIPLEXERS


D2642, JUNE 1981-REVISED MAY 1988

- Total Unadjusted Error . . . ± 0.75 LSB Max for ADC0808 and ± 1.25 LSB Max for ADC0809
- Resolution of 8 Bits
- 100 μs Conversion Time
- Ratiometric Conversion
- Monotonicity Over the Entire A/D Conversion Range
- No Missing Codes
- Easy Interface with Microprocessors
- Latched 3-State Outputs
- Latched Address Inputs
- Single 5-V Supply
- Low Power Consumption
- Designed to be Interchangeable with National Semiconductor ADC0808, ADC0809


description

The ADC0808 and ADC0809 are monolithic CMOS devices with an 8-channel multiplexer, an 8-bit analog-to-digital (A/D) converter, and microprocessor-compatible control logic. The 8-channel multiplexer can be controlled by a microprocessor through a 3-bit address decoder with address load to select any one of eight single-ended analog switches connected directly to the comparator. The 8-bit A/D converter uses the successive-approximation conversion

DUAL-IN-LINE PACKAGE (TOP VIEW)



FN PACKAGE




technique featuring a high-impedance threshold detector, a switched-capacitor array, a sample-and-hold, and a successive-approximation register (SAR). Detailed information on interfacing to most popular microprocessors is readily available from the factory.

The comparison and converting methods used eliminate the possibility of missing codes, nonmonotonicity, and the need for zero or full-scale adjustment. Also featured are latched 3-state outputs from the SAR and latched inputs to the multiplexer address decoder. The single 5-V supply and low power requirements make the ADC0808 and ADC0809 especially useful for a wide variety of applications. Ratiometric conversion is made possible by access to the reference voltage input terminals.

The ADC0808 and ADC0809 are characterized for operation from -40°C to 85°C.

functional block diagram (positive logic)




MULTIPLEXER FUNCTION TABLE

| | | UTS | SELECTED | |
|---|-------|-----|----------|---------|
| Α | DDRES | S | ADDRESS | ANALOG |
| С | 8 | Α | STROBE | CHANNEL |
| L | L | L | † | 0 |
| L | L | Н | † | 1 |
| L | н | L | † | 2 |
| Ł | Н | н | † | 3 |
| Н | L | L | † | 4 |
| н | L | н | l † | 5 |
| н | Н | L | t | 6 |
| н | н | н | 1 | 7 |

H = high level, L = low level

1 = low-to-high transition



ADC0808, ADC0809 CMOS ANALOG-TO-DIGITAL CONVERTERS WITH 8-CHANNEL MULTIPLEXERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1) | 6.5 V |
|---|---------------------|
| Input voltage range: control inputs | \sim -0.3 to 15 V |
| all other inputs0.3 | |
| Operating free-air temperature range | -40°C to 85°C |
| Storage temperature range | -65°C to 150°C |
| Case temperature for 10 seconds: FN package | |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package | 260°C |

NOTE 1: All voltage values are with respect to network ground terminal.

recommended operating conditions

| | MIN N | ОМ | MAX | UNIT |
|---|-----------------------|-----|-----------------------|------|
| Supply voltage, VCC | 4.5 | 5 | 6 | ٧ |
| Positive reference voltage, V _{ref+} (see Note 2) | | /cc | V _{CC} + 0.1 | > |
| Negative reference voltage, V _{ref} – | | 0 | -0.1 | > |
| Differential reference voltage, V _{ref+} - V _{ref-} | | 5 | | > |
| High-level input voltage, VIH | V _{CC} - 1.5 | | | > |
| Low-level input voltage, VIL | | | 1.5 | > |
| Operating free-air temperature, TA | 40 | | 85 | °C |

NOTE 2: Care must be taken that this rating is observed even during power-up.

electrical characteristics over recommended operating free-air temperature range. VCC = 4.75 V to 5.25 V (unless otherwise noted)

total device

| | PARAMETER | | TEST CONDITIONS | MIN TYPT | MAX | UNIT |
|-----------------|--|--------------|----------------------------------|-----------|------|------|
| Vон | High-level output voltage | | I _O = -360 μA | VCC - 0.4 | | ٧ |
| | | Data outputs | I _O = 1.6 mA | | 0.45 | V |
| VOL | Low-level output voltage End of conversion | | I _O = 1.2 mA | | 0.45 | • |
| | Off-state (high-impedance-state) | | V _O = V _{CC} | | 3 | μΑ |
| loz | output current | | V _O = 0 | | - 3 | μΑ |
| կ | Control input current at maximum input voltage | | V _I = 15 V | | 1 | μΑ |
| ΊL | Low-level control input current | | V ₁ = 0 | | - 1 | μΑ |
| ¹ CC | Supply current | | f _{clock} = 640 kHz | 0.3 | 3 | mA |
| Ci | Input capacitance, control inputs | | T _A = 25 °C | 10 | 15 | pF |
| Co | Output capacitance, data | outputs | T _A = 25 °C | 10 | 15 | pF |
| | Resistance from pin 12 to | pin 16 | | 1000 | | kΩ |

analog multiplexer

| | PARAMETER | TE | MIN TYP | MAX | UNIT | |
|------|---------------------------------------|------------------------|------------------------------|------|-------|----|
| , | Channel on-state current (see Note 3) | VI = VCC, | f _{clock} = 640 kHz | | 2 | |
| ¹on | Charmer on-state current (see Note of | $V_1 = 0.1 V_1$ | f _{clock} = 640 kHz | | - 2 | μΑ |
| | | V _{CC} = 5 V, | V ₁ = 5 V | 10 | 200 | nA |
| | | TA = 25°C | V ₁ = 0 | - 10 | - 200 | |
| loff | Channel off-state current | | V _I = 5 V | | 1 | μA |
| | | V _{CC} = 5 V | V _i = 0 | | - 1 | μΑ |

[†]Typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25 \,^{\circ}\text{C}$.

NOTE 3: Channel on-state current is primarily due to the bias current into or out of the threshold detector, and it varies directly with clock frequency.



timing requirements, VCC = Vref + = 5 V, Vref - = 0 V (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|-----------------------|-------------------|-----|-----|------|------|
| fclock | Clock frequency | | 10 | 640 | 1280 | kHz |
| tconv | Conversion time | See Note 4 | 90 | 100 | 116 | μS |
| tw(s) | Pulse duration, START | | 200 | | | ns |
| tw(ALE) | Pulse duration, ALE | | 200 | | | ns |
| t _{SU} | Setup time, ADDRESS | | 50 | | | ns |
| th | Hold time, ADDRESS | | 50 | | | ns |
| td | Delay time, EOC | See Notes 4 and 5 | 0 | | 14.5 | μS |

operating characteristics, $T_A = 25$ °C, $V_{CC} = V_{ref+} = 5$ V, $V_{ref-} = 0$ V, $f_{clock} = 640$ kHz (unless otherwise noted)

| DADAMETED | | TEST SONDITIONS | ADC0808 | | | ADC0809 | | | |
|------------------|-------------------------|--|---------|------------------|--------|-------------|-------|--------|------|
| | PARAMETER | TEST CONDITIONS | MIN | TYP [†] | MAX | MIN | TYP | MAX | UNIT |
| 1 | Supply voltage | $V_{CC} = V_{ref+} = 4.75 \text{ V to } 5.25 \text{ V},$ | | ± 0.05 | | ±0.05 ±0.05 | | | %/V |
| ksvs | sensitivity | $T_A = -40$ °C to 85 °C, See Note 6 | ±0.05 | | ± 0.05 | | | 701 V | |
| | Linearity error | | ± 0.25 | | ± 0.5 | | LSB | | |
| | (see Note 7) | | | | ± 0.5 | | | 235 | |
| | Zero error (see Note 8) | | | ±0.25 | | | ±0.25 | | LSB |
| | Total unadjusted | T _A = 25°C | | ±0.25 | ±0.5 | | ±0.5 | | |
| | error (See Note 9) | $T_A = -40$ °C to 85 °C | | | ±0.75 | | | ± 1.25 | LSB |
| | error (See Note 3) | T _A = 0°C to 70°C | | | | | | ± 1 | |
| ten | Output enable time | $C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega$ | | 80 | 250 | | 80 | 250 | ns |
| ^t dis | Output disable time | $C_L = 10 \text{ pF}, R_L = 10 \text{ k}\Omega$ | | 105 | 250 | | 105 | 250 | ns |

[†]Typical values for all except supply voltage sensitivity are at $V_{CC} = 5 \text{ V}$, and all are at $T_A = 25 \, ^{\circ}\text{C}$.

NOTES: 4. Refer to the operating sequence diagram.

- 5. For clock frequencies other than 640 kHz, $t_{d(EOC)}$ maximum is 8 clock periods plus 2 μ s.
- Supply voltage sensitivity relates to the ability of an analog-to-digital converter to maintain accuracy as the supply voltage varies. The supply and V_{ref +} are varied together and the change in accuracy is measured with respect to full-scale.
- 7. Linearity error is the maximum deviation from a straight line through the end points of the A/D transfer characteristic.
- 8. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.
- 9. Total unadjusted error is the maximum sum of linearity error, zero error, and full-scale error.

PRINCIPLES OF OPERATION

The ADC0808 and ADC0809 each consists of an analog signal multiplexer, an 8-bit successive-approximation converter, and related control and output circuitry.

multiplexer

The analog multiplexer selects 1 of 8 single-ended input channels as determined by the address decoder. Address load control loads the address code into the decoder on a low-to-high transition. The output latch is reset by the positive-going edge of the start pulse. Sampling also starts with the positive-going edge of the start pulse and lasts for 32 clock periods. The conversion process may be interrupted by a new start pulse before the end of 64 clock periods. The previous data will be lost if a new start of conversion occurs before the 64th clock pulse. Continuous conversion may be accomplished by connecting the End-of-Conversion output to the start input. If used in this mode an external pulse should be applied after power up to assure start up.

converter

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (Figure 1). In the first phase of the conversion process, the analog input is sampled by closing switch SC and all ST switches, and by simultaneously charging all the capacitors to the input voltage.

In the next phase of the conversion process, all S_T and S_C switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference voltage. In the switching sequence, all eight capacitors are examined separately until all 8 bits are identified, and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 128). Node 128 of this capacitor is switched to the reference voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF – . If the voltage at the summing node is greater than the trip-point of the threshold detector (approximately one-half the V_{CC} voltage), a bit is placed in the output register, and the 128-weight capacitor is switched to REF – . If the voltage at the summing node is less than the trip point of the threshold detector, this 128-weight capacitor remains connected to REF + through the remainder of the capacitor-sampling (bit-counting) process. The process is repeated for the 64-weight capacitor, the 32-weight capacitor, and so forth down the line, until all bits are counted.

With each step of the capacitor-sampling process, the initial charge is redistributed among the capacitors. The conversion process is successive approximation, but relies on charge redistribution rather than a successive-approximation register (and reference DAC) to count and weigh the bits from MSB to LSB.

