SMMS137E - JANUARY 1991 - REVISEDJUNE 1995

- Organization
 - TM124MBK36B . . . 1 048 576 \times 36 TM248NBK36B . . . 2 097 152 \times 36
- Single 5-V Power Supply (±10% Tolerance)
- 72-pin Leadless Single In-Line Memory Module (SIMM) for Use With Sockets
- TM124MBK36B-Utilizes Eight 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages and One 4-Megabit Quad-CAS DRAM in a Plastic Small-Outline J-Lead (SOJ) Package
- TM248NBK36B-Utilizes Sixteen 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages and Two 4-Megabit Quad-CAS DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Long Refresh Period 16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Common CAS Control for Nine Common Data-In and Data-Out Lines, in Four Blocks
- Enhanced Page Mode Operation with CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh

- Presence Detect
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR
	t _{RAC}	tAA	tCAC	WRITE
				CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'124MBK36B-60	60 ns	30 ns	15 ns	110 ns
'124MBK36B-70	70 ns	35 ns	18 ns	130 ns
'124MBK36B-80	80 ns	40 ns	20 ns	150 ns
'248NBK36B-60	60 ns	30 ns	15 ns	110 ns
'248NBK36B-70	70 ns	35 ns	18 ns	130 ns
'248NBK36B-80	80 ns	40 ns	20 ns	150 ns

- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C
- Gold-Tabbed Versions Available:†
 - TM124MBK36B
 - TM248NBK36B
- Tin-Lead (Solder) Tabbed Versions Available:
 - TM124MBK36R
 - TM248NBK36R

description

TM124MBK36B

The TM124MBK36B is a dynamic random-access memory (DRAM) organized as four times 1 048 576 \times 9 (bit 9 is generally used for parity) in a 72-pin leadless single in-line memory module (SIMM). The SIMM is composed of eight TMS44400DJ, 1 048 576 \times 4-bit DRAMs, each in 20/26-lead plastic small-outline J-lead packages (SOJs), and one TMS44460DJ, 1 048 576 \times 4-bit Quad- $\overline{\text{CAS}}$ DRAM in a 24/26-lead plastic small-outline J-lead package (SOJ), mounted on a substrate with decoupling capacitors. Each TMS44400DJ and TMS44460DJ is described in the TMS44400 or TMS44460 data sheet, respectively.

The TM124MBK36B is available in the single-sided BK leadless module for use with sockets.

The TM124MBK36B features RAS access times of 60 ns, 70 ns, and 80 ns. This device is rated for operation from 0°C to 70°C.

TM248NBK36B

The TM248NBK36B is a DRAM organized as four times 2 097 152 \times 9 (bit 9 is generally used for parity) in a 72-pin leadless SIMM. The SIMM is composed of sixteen TMS44400DJ, 1 048 576 \times 4-bit DRAMs, each in 20/26-lead plastic small-outline J-lead packages (SOJs), and two TMS44460DJ, 1 048 576 \times 4-bit Quad- $\overline{\text{CAS}}$ DRAMs, each in a 24/26-lead plastic small-outline J-lead package (SOJ), mounted on a substrate with decoupling capacitors. Each TMS44400DJ and TMS44460DJ is described in the TMS44400 and TMS44460 data sheet, respectively.

† Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.



SMMS137E – JANUARY 1991 – REVISEDJUNE 1995

TM248NBK36B (continued)

The TM124NBK36B is available in the double-sided BK leadless module for use with sockets.

The TM124NBK36B features \overline{RAS} access times of 60 ns, 70 ns, and 80 ns. This device is rated for operation from 0°C to 70°C

operation

TM124MBK36B


The TM124MBK36B operates as eight TMS44400DJs and one TMS44460DJ connected as shown in the functional block diagram and Table 1. The parity bits are provided by the TMS44460DJ and are controlled by RAS2. To ensure proper parity bit operation all memory accesses should include a RAS2 pulse. Refer to the TMS44400 and TMS44460 data sheets for details of operation. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.

TM248NBK36B

The TM248NBK36B operates as sixteen TMS44400DJs and two TMS44460DJs connected as shown in the functional block diagram and Table 1. The parity bits are provided by the TMS44460DJ and are controlled by RAS2 on side 1 and RAS3 on side 2. To ensure proper parity bit operation, all memory accesses should include a RAS2 or RAS3 pulse. Refer to the TMS44400 and TMS44460 data sheets for details of operation. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.



SMMS137E - JANUARY 1991 - REVISEDJUNE 1995





SMMS137E – JANUARY 1991 – REVISEDJUNE 1995

Table 1. Connection Table

DATA BLOCK	RA	Sx	CASx
DATA BLOCK	SIDE 1	SIDE 2 [†]	CASX
DQ0-DQ7	RAS0	RAS1	CAS0
DQ8	RAS2	RAS3	CAS0
DQ9-DQ16	RAS0	RAS1	CAS1
DQ17	RAS2	RAS3	CAS1
DQ18-DQ25	RAS2	RAS3	CAS2
DQ26	RAS2	RAS3	CAS2
DQ27-DQ34	RAS2	RAS3	CAS3
DQ35	RAS2	RAS3	CAS3

[†] Side 2 applies to the TM248NBK36B only.


single-in-line memory module and components

PC substrate: $1,27 \pm 0,1$ mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage Bypass capacitors: Multilayer ceramic

Contact area for TM124MBK36B and TM248NBK36B: Nickel plate and gold plate over copper Contact area for TM124MBK36R and TM248NBK36R: Nickel plate and tin-lead over copper




functional block diagram (TM124MBK36B and TM248NBK36B, side 1)



TM124MBK36B, TM248NBK36B,

TM124MBK36R 1048576 BY 36-BIT TM248NBK36R 2097152 BY 36-BIT



SMMS137E - JANUARY 1991 - REVISEDJUNE 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST COMPITIONS	'124MBK36B-60		'124MBK36B-70	'124MBK36B-80	LINUT
	PARAMETER TEST CONDITIONS		MIN	MAX	MIN MAX	MIN MAX	UNIT
Vон	High-level output voltage	I _{OH} = - 5 mA	2.4		2.4	2.4	V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4	0.4	0.4	V
l _l	Input current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to V_{CC}		± 10	± 10	± 10	μΑ
IO	Output current (leakage)	$\frac{V_{CC}}{CAS}$ = 5.5 V, V_{O} = 0 V to V_{CC} ,		± 10	± 10	± 10	μΑ
ICC1	Read or write cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum cycle		945	810	720	mA
	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V (TTL)		18	18	18	mA
ICC2		After 1 memory cycle, RAS and CAS high, VIH = VCC - 0.2 V (CMOS)		9	9	9	mA
I _{CC3}	Average refresh current (RAS only or CBR) (see Note 3)	V _{CC} = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		945	810	720	mA
I _{CC4}	Average page current (see Note 4)	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{PC}}{CAS} = \text{minimum}, $ $CAS \text{ cycling}$		810	720	630	mA

NOTES: 3. Measured with a maximum of one address change while $\overline{RAS} = V_{II}$



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

^{4.} Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$

SMMS137E – JANUARY 1991 – REVISEDJUNE 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	'248NBK	36B-60	'248NBK36B-70		'248NBK36B-80		UNIT
		TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
VOH	High-level output voltage	I _{OH} = -5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
lį	Input current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to V_{CC}		± 20		± 20		± 20	μА
IO	Output current (leakage)	$\frac{V_{CC}}{CAS}$ = 5.5 V, V_{O} = 0 V to V_{CC} ,		± 20		± 20		± 20	μА
I _{CC1}	Read or write cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum cycle		963		828		738	mA
la a -	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V (TTL)		36		36		36	mA
ICC2		After 1 memory cycle, RAS and CAS high, VIH = VCC - 0.2 V (CMOS)		18		18		18	mA
lCC3	Average refresh current (RAS only or CBR) (see Note 3)	VCC = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		1890		1620		1440	mA
I _{CC4}	Average page current (see Note 4)	$\frac{V_{CC}}{RAS} = 5.5 \frac{V}{CAS}$ tpc = minimum,		828		738		648	mA

NOTES: 3. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

4. Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER	'124MB	K36B	'248NB	UNIT	
	PARAMETER		MAX	MIN	MAX	ONIT
C _{i(A)}	Input capacitance, A0-A9		45		90	pF
C _{i(R)}	Input capacitance, RAS		35		35	pF
C _{i(C)}	Input capacitance, CAS		21		42	pF
C _{i(W)}	Input capacitance, W		63		126	pF
C _{o(DQ)}	Output capacitance on DQ pins		7		14	pF

NOTE 5: V_{CC} = 5 V \pm 0.5 V and the bias on pins under test is 0 V.



SMMS137E - JANUARY 1991 - REVISEDJUNE 1995

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		'124MBK36B-60 '248NBK36B-60		'124MBK36B-70 '248NBK36B-70		'124MBK36B-80 '248NBK36B-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tCAC	Access time from CAS low		15		18		20	ns
t _{AA}	Access time from column address		30		35		40	ns
tRAC	Access time from RAS low		60		70		80	ns
tCPA	Access time from column precharge		35		40		45	ns
tCLZ	CAS to output in low impedance	0		0		0		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: toff is specified when the output is no longer driven.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			'124MBK36B-60 '248NBK36B-60						'124MB '248NB	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX			
tRC	Cycle time, random read or write (see Note 7)	110		130		150		ns		
tRWC	Cycle time, read write	130		153		175		ns		
tPC	Cycle time, page-mode read or write (see Note 8)	40		45		50		ns		
tRASP	Pulse duration, page mode, RAS low	60	100 000	70	100 000	80	100 000	ns		
tRAS	Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns		
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns		
tCP	Pulse duration, CAS high	10		10		10		ns		
t _{RP}	Pulse duration, RAS high (precharge)	40		50		60		ns		
twp	Pulse duration, write	15		15		15		ns		
tASC	Setup time, column address before CAS low	0		0		0		ns		
tASR	Setup time, row address before RAS low	0		0		0		ns		
t _{DS}	Setup time, data	0		0		0		ns		
tRCS	Setup time, read before CAS low	0		0		0		ns		
tCWL	Setup time, W low before CAS high	15		18		20		ns		
tRWL	Setup time, W low before RAS high	15		18		20		ns		
twcs	Setup time, W low before CAS low	0		0		0		ns		
twsr	Setup time, W high (see Note 9)	10		10		10		ns		

NOTES: 7. All cycles assume $t_T = 5$ ns.

8. To assure tpc min, tasc should be ≥ 5 ns.

9. CBR refresh only



SMMS137E – JANUARY 1991 – REVISEDJUNE 1995


timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'124MBK36B-60 '248NBK36B-60			MBK36B-70 '124MBK36B-80 NBK36B-70 '248NBK36B-80			UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
^t CAH	Hold time, column address after CAS low	10		15		15		ns
^t DHR	Hold time, data after RAS low (see Note 10)	50		55		60		ns
^t DH	Hold time, data	10		15		15		ns
t _{AR}	Hold time, column address after RAS low (see Note 10)	50		55		60		ns
^t CLCH	Hold time, CAS low to CAS high	5		5		5		ns
^t RAH	Hold time, row address after RAS low	10		10		10		ns
^t RCH	Hold time, read after CAS high (see Note 11)	0		0		0		ns
^t RRH	Hold time, read after RAS high (see Note 11)	0		0		0		ns
tWCH	Hold time, write after CAS low	15		15		15		ns
tWCR	Hold time, write after RAS low (see Note 10)	50		55		60		ns
tWHR	Hold time, \overline{W} high (see Note 9)	10		10		10		ns
^t CHR	Delay time, RAS low to CAS high (see Note 9)	15		15		20		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (see Note 9)	10		10		10		ns
^t RAD	Delay time, RAS low to column address (see Note 12)	15	30	15	35	15	40	ns
^t RAL	Delay time, column address to RAS high	30		35		40		ns
^t CAL	Delay time, column address to CAS high	30		35		40		ns
^t RCD	Delay time, RAS low to CAS low (see Note 12)	20	45	20	52	20	60	ns
^t RPC	Delay time, RAS high to CAS low (see Note 9)	0		0		0		ns
^t RSH	Delay time, CAS low to RAS high	15		18		20		ns
^t REF	Refresh time interval		16		16		16	ms
tŢ	Transition time	2	50	2	50	2	50	ns

NOTES: 9. CBR refresh only

- 10. The minimum value is measured when $t_{\mbox{RCD}}$ is set to $t_{\mbox{RCD}}$ min as a reference.
- 11. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 12. The maximum value is specified only to assure access time.

device symbolization (TM124MBK36B illustrated)



YY = Year Code MM = Month Code

T = Assembly Site Code

-SS = Speed Code

NOTE: Location of symbolization may vary.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated