

LTC2393-16/LTC2392-16/
LTC2391-16: 16-Bit, 1MSPS/
0.5MSPS/0.25MSPS
Low Noise ADCs

DESCRIPTION

The LTC®2393/LTC2392/LTC2391-16 are low noise high speed ADCs with both parallel and serial outputs that can operate from a single 5V supply. The following text refers to the LTC2393-16 but applies to all three parts. The only difference being the maximum sample rates. The LTC2393-16 supports a large $\pm 4.096V$ fully differential input range. This makes it ideal for high performance applications that require maximum dynamic range. Demonstration circuit 1500A provides the user a means of evaluating the

performance of the LTC2393-16 in both parallel and serial modes and is intended to demonstrate recommended grounding, component placement and selection, routing and bypassing for this ADC. Also several suggested driver circuits for the analog inputs will be presented.

Design files for this circuit board are available at www.linear.com/demo.

 LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.




Figure 1. DC1500A Connection Diagram

Table 1

ASSEMBLY VERSION	PART NUMBER	MAX CONVERSION RATE	MAX PARALLEL CLK IN FREQUENCY	MAX SERIAL CLK IN FREQUENCY
DC1500A-A	LTC2393CLX-16	1Msps	1MHz	80MHz
DC1500A-B	LTC2392CLX-16	0.5Msps	500kHz	40MHz
DC1500A-C	LTC2391CLX-16	0.25Msps	250kHz	20MHz

QUICK START PROCEDURE

Check to make sure that all switches and jumpers are set as shown in the connection diagram of Figure 1. The default connections configure the ADC for parallel operation with the output data in offset binary format. The analog input is AC-coupled and the internal reference of the ADC is used.

Connect DC1500A to a DC718B/C USB High Speed Data Collection Board using connector J1. Connect DC718B/C to a host PC with a standard USB A/B cable. Apply $\pm 9\text{V}$ to the indicated terminals. Apply a low jitter signal source to J3 (AIN⁺). The default setup uses a single ended to differential converter so that it is only necessary to apply an input signal to J3. Connect a low jitter 1MHz 3.3V_{P-P} sine wave or square wave to connector J2 (CLK). Note that J2 has a 50 Ω termination resistor to ground.

Run the QuickEval-II software (Pscope.exe version K66 or later) supplied with DC718B/C or download it from www.linear.com.

Complete software documentation is available from the Help menu. Updates can be downloaded from the Tools menu. Check for updates periodically as new features may be added.

The Pscope software should recognize DC1500A and configure itself automatically.

Click the Collect button (see Figure 6) to begin acquiring data. The Collect button then changes to Pause, which can be clicked to stop data acquisition.

SETUP

DC Power

DC1500A requires $\pm 9\text{VDC}$ at approximately 100mA. Most of the supply current is consumed by the CPLD, op amps, regulators and discreet logic on the board. The $\pm 9\text{VDC}$ input voltage powers the ADC through LT1763 regulators which provide protection against accidental reverse bias. Additional regulators provide power for the CPLD and op amps. See Figure 1 for connection details.

Clock Source

You must provide a low jitter 3.3V_{P-P} sine or square wave to J2. The clock input is AC-coupled so the DC level of the clock signal is not important. A generator like the HP8644 or similar is recommended. Even a good generator can start to produce noticeable jitter at low frequencies. Therefore it is recommended for lower sample rates to divide down a higher frequency clock to the desired sample rate. One way to do this is by placing the ADC in the serial mode. This can be accomplished by setting the SER/PARL position of SW1 to the high position. In the serial mode the ratio of clock frequency to conversion rate is 80:1. In the parallel mode there is a 1:1 ratio of clock frequency to conversion rate. If the clock input is to be driven with logic, it is recommended that the 50 Ω terminator (R17)

be removed. Slow rising edges may compromise SNR of the converter in the presence of high amplitude higher frequency input signals.

Data Output

Parallel data output from this board (0V to 3.3V default), if not connected to DC718, can be acquired by a logic analyzer, and subsequently imported into a spreadsheet, or mathematical package depending on what form of digital signal processing is desired. Alternatively, the data can be fed directly into an application circuit. Use pin 3 of J1 to latch the data. The data can be latched using either edge of this signal. The data output signal levels at J1 can also be reduced to 0V to 2.5V if the application circuit cannot tolerate the higher voltage. This is accomplished by moving JP7 to the 2.5V position.

Reference

JP4, JP5 and JP6 allow you to select an on chip reference or an external LT1790A-4.096 as the reference. The worst case initial accuracy and drift specifications of the external reference are better than the on chip reference. To use the internal reference set JP6 to FLT, JP4 to ADC and JP5 to REFIN. To use the LT1790A-4.096 set JP5 and JP6 to GND and JP4 to EXT.

SETUP

Analog Input

The default driver for the analog inputs of the LTC2393-16 on DC1500A is shown in Figure 2. This circuit converts a single-ended 0V to 4.096V input signal applied at A_{IN} into a differential signal with a swing of $\pm 4.096V$ between the $+IN$ and $-IN$ inputs of the ADC. In addition this circuit band limits the input frequencies to approximately 100kHz which is the useful linear bandwidth of the LTC2393-16.

Alternatively, if your application circuit produces a differential signal which can drive the ADC but you need to level shift the input signal, the circuits of Figure 3 and Figure 4 can be used. The circuit of Figure 3 AC-couples the input signal and is usable down to about 10kHz. The lower frequency limit can be extended by increasing C37 and C51. The circuit of Figure 3 can be implemented on DC1500A by putting JP1 and JP3 in the AC position and moving R2 and R3 to the R50 and R53 positions. At this point it will be necessary to drive both A_{IN}^+ and A_{IN}^- . One of these RC pairs can be attached to the input of the circuit in Figure 2. This allows a single-ended input signal to be level shifted. This is the default condition for DC1500A. One of the most asked for ADC driver circuits is one that allows the input voltage to go below ground with a single supply ADC. Figure 4's input driver allows the input voltage range to go below ground. It DC-couples and level shifts the analog input at the expense of attenuating the input level by a factor of 2. The circuit of Figure 4 can be implemented on DC1500A by setting V_{CM} to External and biasing the external pin to 4.096V. Then replace R1 and R6 with 1k, put JP1 and JP3 in the DC position and move R2 and R3 to the R50 and R53 positions.




Figure 2. Single-Ended to Differential Driver

Data Collection

For SINAD, THD or SNR testing a low noise, low distortion generator such as the B&K Type 1051 or Stanford Research DS360 should be used. A low jitter RF oscillator such as the HP8644 is used as the clock source.

This demo board is tested in house by attempting to duplicate the FFT plot shown on the front page of the LTC2393-16 data sheet. This involves using a 1MHz clock source, along with a sinusoidal generator at a frequency of 20kHz. The input signal level is approximately $-1dBfs$. The input is filtered with a 20kHz single pole RC filter shown in Figure 5. The FFT shown in the data sheet is a 16384-point FFT. A typical FFT obtained with DC1500A is shown in Figure 6. Note that to calculate the real SNR, the signal level ($F1$ amplitude = $-1.117dB$) has to be added back to the SNR that PScope displays. With the example shown in Figure 6, this means that the actual SNR would be 94.237dB instead of the 93.12dB that PScope displays. Taking the RMS sum of the recalculated SNR and the THD yields a SINAD of 93.68 dB which is fairly close to the typical value for this ADC.

There are a number of scenarios that can produce misleading results when evaluating an ADC. One that is common is feeding the converter with a frequency, that is a sub-multiple of the sample rate, and which will only exercise a small subset of the possible output codes. The proper method is to pick an M/N frequency for the input sine wave frequency. N is the number of samples in the FFT. M is a prime number between one and $N/2$. Multiply M/N by the sample rate to obtain the input sine wave frequency. Another scenario that can yield poor results is if you do not have a signal generator capable of ppm levels of frequency accuracy or if it cannot be slaved to the clock frequency. You can use an FFT with windowing to reduce the "leakage" or spreading of the fundamental, to get a close approximation of the ADC performance. If an amplifier or clock source with poor phase noise is used, the windowing will not improve the SNR.

SETUP

Layout

As with any high performance ADC, this part is sensitive to layout. The area immediately surrounding the ADC on DC1500A should be used as a guideline for placement, and routing of the various components associated with the ADC. Here are some things to remember when laying out a board for the LTC2393-16. A ground plane is necessary to obtain maximum performance. Keep bypass capacitors as close to supply pins as possible. Use individual low impedance returns for all bypass capacitors. Use of a symmetrical layout around the analog inputs will minimize the effects of parasitic elements. Shield analog input traces with ground to minimize coupling from other traces. Keep traces as short as possible.

Component Selection

When driving a low noise, low distortion ADC such as the LTC2393-16, component selection is important so as to not degrade performance. Resistors should have low values to minimize noise and distortion. Metal film resistors are recommended to reduce distortion caused by self heating. Because of their low voltage coefficients, which can reduce distortion NPO or silver mica capacitors should be used. Any buffer used to drive the LTC2393-16 should have low distortion, low noise and a fast settling time such as the LT6350.




Figure 3. AC-Coupled Differential Driver




Figure 4. DC-Coupled Differential Driver




Figure 5. 20kHz RC Filter

SETUP




Figure 6. Pscope Screenshot

MISCELLANEOUS DIP SWITCHES AND JUMPERS

Definitions

JP2: V_{CM} sets the DC bias for A_{IN}^+ and A_{IN}^- when the inputs are AC-coupled. INT is the default position.

SW1:

SER_PARL: Selects serial or parallel operation. Default position is parallel. In parallel mode $f_S = f_{CLK}$. In serial mode $f_S = f_{CLK}/80$.

OB/2CL: Selects offset binary or two's complement data format for ADC output word. The default is offset binary.

CSL: This pin must be kept low for normal operation.

RDL: This pin must be kept low for normal operation.

DEMO MANUAL DC1500A

PARTS LIST

LTC23xxCLX Family, DC1500A-1 General BOM

ITEM	QUANTITY	REFERENCE DESIGNATOR	DESCRIPTION	MANUFACTURERS PART NUMBER
1	0	C1, C9, C39, C52, C54, C55, C56	Capacitor, 0603	OPT
2	1	C2	Capacitor, NP0, 2200pF, 25V, 5% 1206	AVX, 12063A222JAT2A
3	9	C10, C18, C20, C22, C28, C30, C37, C51, C53	Capacitor, X5R, 10µF, 6.3V, 20% 0603	Taiyo Yuden, JMK107BJ106MA (2rls, PbF)
4	13	C11, C27, C29, C31, C32, C34, C35, C38, C50, C57, C59, C60, C63	Capacitor, X7R, 0.1µF, 25V, 10% 0603	AVX, 06033C104KAT2A
5	11	C12, C16, C23, C24, C25, C33, C36, C41, C58, C61, C62	Capacitor, X7R, 1µF, 16V, 10% 0603	AVX, 0603YC105KAT2A
6	2	C13, C14	Capacitor, X5R, 10µF, 10V, 20% 0805	Taiyo Yuden, LMK212BJ106MG
7	4	C15, C17, C19, C21	Capacitor, X7R, 0.01µF, 50V, 10% 0603	AVX, 06035C103KAT2A
8	1	C26	Capacitor, X5R, 47µF, 16V, 20% 1210	Taiyo Yuden, EMK325BJ476MM
9	1	C40	Capacitor, X5R, 4.7µF, 4V, 20% 0402	Taiyo Yuden, AMK105BJ475MV-F
10	8	C42, C43, C44, C45, C46, C47, C48, C49	Capacitor, X5R, 0.1µF, 10V, 10% 0402	AVX, 0402ZD104KAT2A
11	9	E1, E2, E3, E4, E5, E6, E7, E8, E9	Test Point, Turret, .064"	Mill-Max, 2308-2-00-80-00-00-07-0
12	6	JP1, JP2, JP3, JP4, JP5, JP6	JMP, 1 × 3, 0.1"	Samtec, TSW-103-07-L-S
13	6	Shunts On JP1 to JP6 Pins 1 and 2	Shunt, 0.1" Center	Samtec, SNT-100-BK-G
14	1	JP7	JMP, 1 × 3, 0.079CC	Samtec, TMM-103-02-L-S
15	1	Shunt On JP7 Pins 1 and 2	Shunt, 0.079" Center	Samtec, 2SN-BK-G
16	1	JTAG	Header, 2 × 5, 0.1"	Samtec, TSW-105-07-L-D
17	1	J1	Header, 0.1 × 0.1 CNTRS, 40 Pin	Samtec, TSW-120-07-L-S
18	3	J2, J3, J4	Connection, BNC, 5 Pins	Connex, 112404
19	3	R1, R4, R6	Resistor, Chip, 0Ω, 1/10W, 0603	Vishay, CRCW06030000Z0EA
20	2	R2, R3	Resistor, Chip, 249Ω, 1/10W, 1% 0603	Vishay, CRCW0603249RFKEA
21	1	R7	Resistor, Chip, 499Ω, 1/10W, 1% 0603	Vishay, CRCW0603499RFKEA
22	3	R8, R9, R10	Resistor, Chip, 4.99k, 1/10W, 1% 0603	Vishay, CRCW06034K99FKEA
23	9	R11, R12, R14, R16, R18, R19, R28, R30, R37	Resistor, Chip, 1k, 1/10W, 5% 0603	Vishay, CRCW06031K00JNEA
24	2	R13, R15	Resistor, Chip, 3.92k, 1/10W, 1% 0603	Vishay, CRCW06033K92FKEA
25	1	R17	Resistor, Chip, 49.9Ω, 1/4W, 1% 1206	Vishay, CRCW120649R9FKEA
26	3	R20, R22, R49	Resistor, Chip, 33Ω, 1/10W, 5% 0603	Vishay, CRCW060333R0JNEA
27	1	R24	Resistor, Chip, 1Ω, 1/10W, 5% 0603	Vishay, CRCW06031R00JNEA
28	1	R25	Resistor, Chip, 1.69k, 1/10W, 1% 0603	Vishay, CRCW06031K69FKEA
29	1	R26	Resistor, Chip, 1.54k, 1/10W, 1% 0603	Vishay, CRCW06031K54FKEA
30	1	R27	Resistor, Chip, 2.80k, 1/10W, 1% 0603	Vishay, CRCW06032K80FKEA
31	0	R29, R36, R38, R50, R53, R55	Resistor, Chip, 0603	OPT
32	4	R31, R32, R33, R34	Resistor, Chip, 1k, 1/16W, 5% 0402	Vishay, CRCW04021K00JNED
33	5	R35, R40, R41, R42, R43	Resistor, Chip, 10k, 1/16W, 5% 0402	Vishay, CRCW040210K0JNED
34	4	R45, R46, R47, R48	Resistor, Chip, 300Ω, 1/16W, 5% 0402	Vishay, CRCW0402300RJNED
35	2	R51, R52	Resistor, Chip, 49.9Ω, 1/16W, 1% 0402	Vishay, CRCW040249R9FKED
36	1	R54	Resistor, Chip, 10k, 1/10W, 5% 0603	Vishay, CRCW060310K0JNEA

PARTS LIST

ITEM	QUANTITY	REFERENCE DESIGNATOR	DESCRIPTION	MANUFACTURERS PART NUMBER
37	1	SW1	Switch, 219-4MST	CTS Electronic Components, 219-4MST
38	1	U2	IC., LT6350CMS8, MS8	Linear Tech., LT6350CMS8
39	1	U4	IC., 24LC025, TSSOP-8	Microchip, 24LC025-T/ST
40	1	U5	IC., LT1790ACS6-4.096, SOT23-6	Linear Tech., LT1790ACS6-4.096#PBF
41	1	U6	IC., LT1763CS8-1.8, S08	Linear Tech., LT1763CS8-1.8#PBF
42	2	U7, U9	IC., LT1763CS8, S08	Linear Tech., LT1763CS8#PBF
43	1	U8	IC., LT1763CS8-5, S08	Linear Tech., LT1763CS8-5#PBF
44	1	U10	IC., LT1964ES5-SD, SOT23-5	Linear Tech., LT1964ES5-SD#PBF
45	1	U12	IC., NL17SZ74, US8	On Semi., NL17SZ74USG
46	1	U13	IC., NC7ST04P5X, SC70-5t	Fairchild, NC7ST04P5X
47	1	U14	IC., EPM240GT100C5N, TQFP100	Altera Corp., EPM240GT100C5N
48	1	U15	IC., NC7SZ04P5X, SC70-5	Fairchild, NC7SZ04P5X
49	1	U16	IC., NC7SVU04P5X, SC70-5	Fairchild, NC7SVU04P5X
50	4	Stand-Off at 4 Corners	Stand-Off, Nylon 0.25"	Keystone, 8831(SNAP ON)
51	1		Stencil for Top Side Only	DC1500A-1

LTC2393CLX Family, Demo Circuit 1500A-A

ITEM	QUANTITY	REFERENCE DESIGNATOR	DESCRIPTION	MANUFACTURERS PART NUMBER
1	1	DC1500A-1	General BOM	
2	1	U1	IC., LTC2393CLX-16, LQFP48-7X7	Linear Tech., LTC2393CLX-16#PBF


LTC2392CLX-16, Demo Circuit 1500A-B

ITEM	QUANTITY	REFERENCE DESIGNATOR	DESCRIPTION	MANUFACTURERS PART NUMBER
1	1	DC1500A-1	General BOM	
2	1	U1	IC., LTC2392CLX-16, LQFP48-7X7	Linear Tech., LTC2392CLX-16#PBF

LTC2391CLX-16, Demo Circuit 1500A-C

ITEM	QUANTITY	REFERENCE DESIGNATOR	DESCRIPTION	MANUFACTURERS PART NUMBER
1	1	DC1500A-1	General BOM	
2	1	U1	IC., LTC2391CLX-16, LQFP48-7X7	Linear Tech., LTC2391CLX-16#PBF

SCHEMATIC DIAGRAM



REVISION HISTORY

ECO	REV	DESCRIPTION	APPROVED	DATE
	1			03/24/10

CUSTOMER NOTICE

LINEAR TECHNOLOGY HAS MADE A BEST EFFORT TO DESIGN, MANUFACTURE, AND RELEASE THIS PRODUCT IN ACCORDANCE WITH THE CUSTOMER'S REQUIREMENTS. HOWEVER, IT REMAINS THE CUSTOMER'S RESPONSIBILITY TO VERIFY THE PRODUCT'S PERFORMANCE IN THE ACTUAL APPLICATION. LINEAR TECHNOLOGY ASSUMES NO LIABILITY FOR ANY DAMAGE TO THE CUSTOMER'S EQUIPMENT OR PERSONAL INJURY OR PROPERTY DAMAGE THAT MAY BE CAUSED BY THE USE OF THIS PRODUCT.

APPROVALS

DESIGN	TEST	APPROVED	DATE

LINEAR TECHNOLOGY

1350 McCarty Blvd.
Bedford, MA 01730
Phone: 603-886-2000 www.linear.com
Fax: 603-886-2001
E-mail: info@linear.com

LOW NOISE HIGH SPEED SAR ADC FAMILY

REV	DATE	DESCRIPTION
1	03/24/10	DEMOCIRCUIT 1500A


ASSY	U1	BITS	Mbps	FULLY DIFFERENTIAL	J2 SHUNT
-A	LTC2391CLX-16	16	1	YES	-AIN
-B	LTC2391CLX-16	16	0.5	YES	-AIN
-C	LTC2391CLX-16	16	0.25	YES	-AIN

NOTES: UNLESS OTHERWISE SPECIFIED

1. ALL RESISTORS ARE IN OHMS, 0603.

ALL CAPACITORS ARE IN MICROFARADS, 0603.

DEMO MANUAL DC1500A



ASSEMBLY DRAWINGS

ECO

REV

1

REVISION HISTORY

DESCRIPTION

1ST PROTOTYPE

APPR

GUY H.

DATE

12-01-09

NOTES: UNLESS OTHERWISE SPECIFIED

1. WORKMANSHIP SHALL BE IN ACCORDANCE WITH IPC-A-610.

2. INSTALL SHUNTS AS SHOWN.

3. DEPANELIZE BOARDS AFTER ASSEMBLY AND ROUTE-OUT THE BREAKOUT TABS ON FOUR SIDES OF THE BOARD EDGE.

4. ASSEMBLY PROCESS SHALL INCLUDE: REFLOW SOLDER TOP SIDE SMD.

5. INSTALL 4 STANDOFFS AT 4 CORNERS AS SHOWN BELOW:

TOP SIDE

BOTTOM SIDE

PCB

4X STANDOFF, NYLON, SNAP ON.

6. MARK EACH LTC PART NUMBER AND ASSEMBLY TYPE WITH BLACK PERMANENT MARKER AS SHOWN IN TABLE BELOW:

ASSY	U1	Bits	MspS
A	LTC2393CLX-16	16	1
B	LTC2392CLX-16	16	0.5
C	LTC2391CLX-16	16	0.25

7. SW1 DEFAULT SETUP:

SET LOW FOR: SER_PARL; CSI; RDL.

SET HIGH FOR: OB/2CL

APPROVALS

PCB DES.

KT

APP ENG.

GUY H.

SCALE = NONE

1630 MCCARTHY BLVD
MILPITAS, CA 95035
PH: (408)432-9000
LTC CONFIDENTIAL -
FOR CUSTOMER USE ONLY

LINEAR
TECHNOLOGY

TITLE: TOP ASSEMBLY DRAWING

LOW NOISE HIGH SPEED SAR ADC FAMILY

SIZE

IC NO.

LTC23XXCLX FAMILY

REV.

1

FILENAME:

DC1500A-1.PCB

SHT 1 of 1

6

7

CLK 80MHz MAX 3.3VPP

J2

AIN- 0V-4.096V

J4

AIN+ 0V-4.096V

J3

EXT_VCM

EXT FLT JP2

EXT INT JP3

EXT REFNS JP4

EXT REFCUT JP5

EXT ADC JP6

EXT GND

SW1 HIGH LOW

JTAG

R34 R35

C49 C48

U14

U13

U12

U11

U10

U9

U8

U7

U6

U5

U4

U3

U2

U1

C33

C32

C31

C30

C29

C28

C27

C26

C25

C24

C23

C22

C21

C20

C19

C18

C17

C16

C15

C14

C13

C12

C11

C10

C9

C8

C7

C6

C5

C4

C3

C2

C1

R37

R36

R35

R34

R33

R32

R31

R30

R29

R28

R27

R26

R25

R24

R23

R22

R21

R20

R19

R18

R17

R16

R15

R14

R13

R12

R11

R10

R9

R8

R7

R6

R5

R4

R3

R2

R1

Q1

Q2

Q3

Q4

Q5

Q6

Q7

Q8

Q9

Q10

Q11

Q12

Q13

Q14

Q15

Q16

Q17

Q18

Q19

Q20

Q21

Q22

Q23

Q24

Q25

Q26

Q27

Q28

Q29

Q30

Q31

Q32

Q33

Q34

Q35

Q36

Q37

Q38

Q39

Q40

Q41

Q42

Q43

Q44

Q45

Q46

Q47

Q48

Q49

Q50

Q51

Q52

Q53

Q54

Q55

Q56

Q57

Q58

Q59

Q60

Q61

Q62

Q63

Q64

Q65

Q66

Q67

Q68

Q69

Q70

Q71

Q72

Q73

Q74

Q75

Q76

Q77

Q78

Q79

Q80

Q81

Q82

Q83

Q84

Q85

Q86

Q87

Q88

Q89

Q90

Q91

Q92

Q93

Q94

Q95

Q96

Q97

Q98

Q99

Q100

Q101

Q102

Q103

Q104

Q105

Q106

Q107

Q108

Q109

Q110

Q111

Q112

Q113

Q114

Q115

Q116

Q117

Q118

Q119

Q120

Q121

Q122

Q123

Q124

Q125

Q126

Q127

Q128

Q129

Q130

Q131

Q132

Q133

Q134

Q135

Q136

Q137

Q138

Q139

Q140

Q141

Q142

Q143

Q144

Q145

Q146

Q147

Q148

Q149

Q150

Q151

Q152

Q153

Q154

Q155

Q156

Q157

Q158

Q159

Q160

Q161

Q162

Q163

Q164

Q165

Q166

Q167

Q168

Q169

Q170

Q171

Q172

Q173

Q174

Q175

Q176

Q177

Q178

Q179

Q180

Q181

Q182

Q183

Q184

Q185

Q186

Q187

Q188

Q189

Q190

Q191

Q192

Q193

Q194

Q195

Q196

Q197

Q198

Q199

Q200

Q201

Q202

Q203

Q204

Q205

Q206

Q207

Q208

Q209

Q210

Q211

Q212

Q213

Q214

Q215

Q216

Q217

Q218

Q219

Q220

Q221

Q222

Q223

Q224

Q225

Q226

Q227

Q228

Q229

Q230

Q231

Q232

Q233

Q234

Q235

Q236

Q237

Q238

Q239

Q240

Q241

Q242

Q243

Q244

Q245

Q246

Q247

Q248

Q249

Q250

Q251

Q252

Q253

Q254

Q255

Q256

Q257

Q258

Q259

Q260

Q261

Q262

Q263

Q264

Q265

Q266

Q267

Q268

Q269

Q270

Q271

Q272

Q273

Q274

Q275

Q276

Q277

Q278

Q279

Q280

Q281

Q282

Q283

Q284

Q285

Q286

Q287

Q288

Q289

Q290

Q291

Q292

Q293

Q294

Q295

Q296

Q297

Q298

Q299

Q300

Q301

Q302

Q303

Q304

Q305

Q306

Q307

Q308

Q309

Q310

Q311

Q312

Q313

Q314

Q315

Q316

Q317

Q318

Q319

Q320

Q321

Q322

Q323

Q324

Q325

Q326

Q327

Q328

Q329

Q330

Q331

Q332

Q333

Q334

Q335

Q336

Q337

Q338

Q339

Q340

Q341

Q342

Q343

Q344

Q345

Q346

Q347

Q348

Q349

Q350

Q351

Q352

Q353

Q354

Q355

Q356

Q357

Q358

Q359

Q360

Q361

Q362

Q363

Q364

Q365

Q366

Q367

Q368

Q369

Q370

Q371

Q372

Q373

Q374

Q375

Q376

Q377

Q378

Q379

Q380

Q381

Q382

Q383

Q384

Q385

Q386

Q387

Q388

Q389

Q390

Q391

Q392

Q393

Q394

Q395

Q396

Q397

Q398

Q399

Q400

Q401

Q402

Q403

Q404

Q405

Q406

Q407

Q408

Q409

Q410

Q411

Q412

Q413

Q414

Q415

Q416

Q417

Q418

Q419

Q420

Q421

Q422

Q423

Q424

Q425

Q426

Q427

Q428

Q429

Q430

Q431

Q432

Q433

Q434

Q435

Q436

Q437

Q438

Q439

Q440

Q441

Q442

Q443

Q444

Q445

Q446

Q447

Q448

Q449

Q450

Q451

Q452

Q453

Q454

Q455

Q456

Q457

Q458

Q459

Q460

Q461

Q462

Q463

Q464

Q465

Q466

Q467

Q468

Q469

Q470

Q471

Q472

Q473

Q474

Q475

Q476

Q477

Q478

Q479

Q480

Q481

Q482

Q483

Q484

Q485

Q486

Q487

Q488

Q489

Q490

Q491

Q492

Q493

Q494

Q495

Q496

Q497

Q498

Q499

Q500

Q501

Q502

Q503

Q504

Q505

Q506

Q507

Q508

Q509

Q510

Q511

Q512

Q513

Q514

Q515

Q516

Q517

Q518

Q519

Q520

Q521

Q522

Q523

Q524

Q525

Q526

Q527

Q528

Q529

Q530

Q531

Q532

Q533

Q534

Q535

Q536

Q537

Q538

Q539

Q540

Q541

Q542

Q543

Q544

Q545

Q546

Q547

Q548

Q549

Q550

Q551

Q552

Q553

Q554

Q555

Q556

Q557

Q558

Q559

Q560

Q561

Q562

Q563

Q564

Q565

Q566

Q567

Q568

Q569

Q570

Q571

Q572

Q573

Q574

Q575

Q576

Q577

Q578

Q579

Q580

Q581

Q582

Q583

Q584

Q585

Q586

Q587

Q588

Q589

Q590

Q591

Q592

Q593

Q594

Q595

Q596

Q597

Q598

Q599

Q600

Q601

Q602

Q603

Q604

Q605

Q606

Q607

Q608

Q609

Q610

Q611

Q612

Q613

Q614

Q615

Q616

Q617

Q618

Q619

Q620

Q621

Q622

Q623

Q624

Q625

Q626

Q627

Q628

Q629

Q630

Q631

Q632

Q633

Q634

Q635

Q636

Q637

Q638

Q639

Q640

Q641

Q642

Q643

Q644

Q645

Q646

Q647

Q648

Q649

Q650

Q651

Q652

Q653

Q654

Q655

Q656

Q657

Q658

Q659

Q660

Q661

Q662

Q663

Q664

Q665

Q666

Q667

Q668

Q669

Q670

Q671

Q672

Q673

Q674

Q675

Q676

Q677

Q678

Q679

Q680

Q681

Q682

Q683

Q684

Q685

Q686

Q687

Q688

Q689

Q690

Q691

Q692

Q693

Q694

Q695

Q696

Q697

Q698

Q699

Q700

Q701

Q702

Q703

Q704

Q705

Q706

Q707

Q708

Q709

Q710

Q711

Q712

Q713

Q714

Q715

Q716

Q717

Q718

Q719

Q720

Q721

Q722

Q723

Q724

Q725

Q726

Q727

Q728

Q729

Q730

Q731

Q732

Q733

Q734

Q735

Q736

Q737

Q738

Q739

Q740

Q741

Q742

Q743

Q744

Q745

Q746

Q747

Q748

Q749

Q750

Q751

Q752

Q753

Q754

Q755

Q756

Q757

Q758

Q759

Q760

Q761

Q762

Q763

Q764

Q765

Q766

Q767

Q768

Q769

Q770

Q771

Q772

Q773

Q774

Q775

Q776

Q777

Q778

Q779

Q780

Q781

Q782

Q783

Q784

Q785

Q786

Q787

Q788

Q789

Q790

Q791

Q792

Q793

Q794

Q795

Q796

Q797

Q798

Q799

Q800

Q801

Q802

Q803

Q804

Q805

Q806

Q807

Q808

Q809

Q810

Q811

Q812

Q813

Q814

Q815

Q816

Q817

Q818

Q819

Q820

Q821

Q822

Q823

Q824

Q825

Q826

Q827

Q828

Q829

Q830

Q831

Q832

Q833

Q834

Q835

Q836

Q837

Q838

Q839

Q840

Q841

Q842

Q843

Q844

Q845

Q846

Q847

Q848

Q849

Q850

Q851

Q852

Q853

Q854

Q855

Q856

Q857

Q858

Q859

Q860

Q861

Q862

Q863

Q864

Q865

Q866

Q867

Q868

Q869

Q870

Q871

Q872

Q873

Q874

Q875

Q876

Q877

Q878

Q879

Q880

Q881

Q882

Q883

Q884

Q885

Q886

Q887

Q888

Q889

Q890

Q891

Q892

Q893

Q894

Q895

Q896

Q897

Q898

Q899

Q900

Q901

Q902

Q903

Q904

Q905

Q906

Q907

Q908

Q909

Q910

Q911

Q912

Q913

Q914

Q915

Q916

Q917

Q918

Q919

Q920

Q921

Q922

Q923

Q924

Q925

Q926

Q927

Q928

Q929

Q930

Q931

Q932

Q933

Q934

Q935

Q936

Q937

Q938

Q939

Q940

Q941

Q942

Q943

Q944

Q945

Q946

Q947

Q948

Q949

Q950

Q951

Q952

Q953

Q954

Q955

Q956

Q957

Q958

Q959

Q960

Q961

Q962

Q963

Q964

Q965

Q966

Q967

Q968

Q969

Q970

Q971

Q972

Q973

Q974

Q975

Q976

Q977

Q978

Q979

Q980

Q981

Q982

Q983

Q984

Q985

Q986

Q987

Q988

Q989

Q990

Q991

Q992

Q993

Q994

Q995

Q996

Q997

Q998

Q999

Q1000

TOP SILKSCREEN


LINEAR TECHNOLOGY

DC1500A-LTC23XXCLX FAMILY

DATE: 11-19-09


LOW NOISE HIGH SPEED SAR ADC FAMILY

Top Solder Mask



TOP SOLDER MASK
LINEAR TECHNOLOGY
DC1500A-LTC23XXCLX FAMILY
LOW NOISE HIGH SPEED SAR ADC FAMILY
DATE: 11-02-09


Top Layer



LAYER 1 - TOP LAYER
LINEAR TECHNOLOGY
DC1500A-LTC23XXCLX FAMILY
LOW NOISE HIGH SPEED SAR ADC FAMILY
DATE: 11-02-09

PCB LAYOUT AND FILM


GND Plane 1



LAYER 2 - GND PLANE 1
LINEAR TECHNOLOGY
DC1500A-LTC23XXCLX FAMILY

LOW NOISE HIGH SPEED SAR ADC FAMILY
DATE: 11-02-09

GND Plane 2




LAYER 3 - GND PLANE 2
LINEAR TECHNOLOGY
DC1500A-LTC23XXCLX FAMILY

LOW NOISE HIGH SPEED SAR ADC FAMILY
DATE: 11-02-09


PCB LAYOUT AND FILM

Bottom Layer




LAYER 4 – BOTTOM LAYER
LINEAR TECHNOLOGY
DC1500A–LTC23XXCLX FAMILY
LOW NOISE HIGH SPEED SAR ADC FAMILY
DATE: 11–02–09

Bottom Solder Mask



BOTTOM SOLDER MASK
LINEAR TECHNOLOGY
DC1500A–LTC23XXCLX FAMILY
LOW NOISE HIGH SPEED SAR ADC FAMILY
DATE: 11–02–09

FABRICATION DRAWINGS



3.30"

0

4.00"

DRILL DRAWING LAYER

LINEAR TECHNOLOGY

DC1500A-LTC23XXCLX FAMILY

DATE: 11-02-09

LOW NOISE HIGH SPEED SAR ADC FAMILY

DATE: 11-02-09

L1 - TOP

L2 - GND

L3 - PWR

L4 - BOTTOM

LAYER STRUCTURE

DEMO MANUAL DC1500A

DEMONSTRATION BOARD IMPORTANT NOTICE

Linear Technology Corporation (LTC) provides the enclosed product(s) under the following **AS IS** conditions:

This demonstration board (DEMO BOARD) kit being sold or provided by Linear Technology is intended for use for **ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY** and is not provided by LTC for commercial use. As such, the DEMO BOARD herein may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including but not limited to product safety measures typically found in finished commercial goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may or may not meet the technical requirements of the directive, or other regulations.

If this evaluation kit does not meet the specifications recited in the DEMO BOARD manual the kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY THE SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. EXCEPT TO THE EXTENT OF THIS INDEMNITY, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user releases LTC from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge. Also be aware that the products herein may not be regulatory compliant or agency certified (FCC, UL, CE, etc.).

No License is granted under any patent right or other intellectual property whatsoever. **LTC assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or any other intellectual property rights of any kind.**

LTC currently services a variety of customers for products around the world, and therefore this transaction **is not exclusive**.

Please read the DEMO BOARD manual prior to handling the product. Persons handling this product must have electronics training and observe good laboratory practice standards. **Common sense is encouraged.**

This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact a LTC application engineer.

Mailing Address:

Linear Technology
1630 McCarthy Blvd.
Milpitas, CA 95035

Copyright © 2004, Linear Technology Corporation

dc1500af