



TISP61089D, TISP61089SD, TISP61089AD,  
TISP61089ASD, TISP61089P, TISP61089AP

## DUAL FORWARD-CONDUCTING P-GATE THYRISTORS PROGRAMMABLE OVERVOLTAGE PROTECTORS

### TISP61089 Gated Protector Series

#### Overvoltage Protection for Negative Rail SLICs

##### Dual Voltage-Tracking Protectors

- '61089 for Battery Voltages to ..... -75 V
- '61089A for Battery Voltages to ..... -100 V
- Low Gate Triggering Current ..... < 5 mA
- High Holding Current ..... > 150 mA

#### Rated for GR-1089-CORE and K.44 Impulses

| Impulse Wave Shape |         | I <sub>PPSM</sub> |
|--------------------|---------|-------------------|
| Voltage            | Current | A                 |
| 2/10               | 2/10    | 120               |
| 10/700             | 5/310   | 40                |
| 10/1000            | 10/1000 | 30                |

#### 2/10 Overshoot Voltage Specified

| Element | I <sub>PP</sub> = 100 A, 2/10<br>V |
|---------|------------------------------------|
| Diode   | 8                                  |
| SCR     | 12                                 |



#### Package Options

- Surface Mount 8-pin Small-Outline  
Line Feed-Thru Connection (D)  
Shunt Version Connection (SD)
- Through-Hole 8-pin DIP (P)





..... UL Recognized Components

#### D Package, P Package Top Views and Device Symbol for Feed-Thru Pin-Out



#### D Package Top View and Device Symbol for Shunt (SD) Pin-Out



#### How To Order

| Device     | Package           | Carrier | Order as     |
|------------|-------------------|---------|--------------|
| TISP61089  | D (Small-Outline) | R†      | TISP61089DR  |
|            |                   | Tube    | TISP61089D   |
| TISP61089S | D (Small-Outline) | R†      | TISP61089SDR |
|            |                   | Tube    | TISP61089SD  |
| TISP61089  | P (8-pin DIP)     | Tube    | TISP61089P   |

† Carrier R is Embossed Tape Reeled

| Device      | Package           | Carrier | Order as      |
|-------------|-------------------|---------|---------------|
| TISP61089A  | D (Small-Outline) | R†      | TISP61089ADR  |
|             |                   | Tube    | TISP61089AD   |
| TISP61089AS | D (Small-Outline) | R†      | TISP61089ASDR |
|             |                   | Tube    | TISP61089ASD  |
| TISP61089A  | P (8-pin DIP)     | Tube    | TISP61089AP   |

† Carrier R is Embossed Tape Reeled

## Description

These '61089 parts are all dual forward-conducting buffered p-gate thyristor (SCR) overvoltage protectors. They are designed to protect monolithic SLICs (Subscriber Line Interface Circuits) against overvoltages on the telephone line caused by lightning, a.c. power contact and induction. The '61089 limits voltages that exceed the SLIC supply rail voltage. The '61089 parameters are specified to allow equipment compliance with Telcordia (formerly Bellcore) GR-1089-CORE and ITU-T recommendations K.20, K.21 and K.45.

The SLIC line driver section is typically powered from 0 V (ground) and a negative (battery) voltage. The protector gate is connected to this negative supply. This references the protection (clipping) voltage to the negative supply voltage. The protection voltage will then track the negative supply voltage and the overvoltage stress on the SLIC is minimized.

Positive overvoltages are clipped to ground by diode forward conduction. Negative overvoltages are initially clipped close to the SLIC negative supply rail value. If sufficient current is available from the overvoltage, then the protector SCR will switch into a low voltage on-state condition. As the overvoltage subsides the high holding current of '61089 SCR avoids d.c. latchup.

The '61089 is intended to be used with a series resistance of at least 25  $\Omega$  and a suitable overcurrent function for Telcordia compliance. Power fault conditions require a series overcurrent element which either interrupts or reduces the circuit current before the '61089 current rating is exceeded. For equipment compliant to ITU-T recommendations K.20 or K.21 or K.45 only, the series resistor value is set by the coordination requirements. For coordination with a 400 V limit GDT, a minimum series resistor value of 10  $\Omega$  is recommended.

The '61089 buffered gate design reduces the loading on the SLIC supply during overvoltages caused by power cross and induction. The regular pin-out for surface mount and through-hole packages is a feed through configuration. Connection to the SLIC is made via the '61089, Ring through pins 4 - 5 and Tip through pins 1 - 8. A non-feed-through surface mount (D) package is available. This shunt (SD) version pin-out does not make duplicate connections to pin 5 and pin 8 which increases package creepage distance from ground of the other connections from about 0.7 mm to over 3 mm. High voltage ringing SLICs, with battery voltages below -100 V and down to -155 V, can be protected by the TISP61089B device. Details of this device are in the TISP61089B data sheet.

## Absolute Maximum Ratings, $-40^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$ (Unless Otherwise Noted)

| Rating                                                                                                   | Symbol     | Value                            | Unit               |
|----------------------------------------------------------------------------------------------------------|------------|----------------------------------|--------------------|
| Repetitive peak off-state voltage, $V_{GK} = 0$                                                          | $V_{DRM}$  | -100<br>-120                     | V                  |
| Repetitive peak gate-cathode voltage, $V_{KA} = 0$                                                       | $V_{GKRM}$ | -85<br>-120                      | V                  |
| Non-repetitive peak on-state pulse current (see Notes 1 and 2)                                           | $I_{PPSM}$ | 30<br>40<br>100<br>120           | A                  |
| 10/1000 $\mu\text{s}$ (Telcordia (Bellcore) GR-1089-CORE, Issue 2, February 1999, Section 4)             |            |                                  |                    |
| 5/320 $\mu\text{s}$ (ITU-T K.20, K.21& K.45, K.44 open-circuit voltage wave shape 10/700 $\mu\text{s}$ ) |            |                                  |                    |
| 1.2/50 $\mu\text{s}$ (Telcordia (Bellcore) GR-1089-CORE, Issue 2, February 1999, Section 4)              |            |                                  |                    |
| 2/10 $\mu\text{s}$ (Telcordia (Bellcore) GR-1089-CORE, Issue 2, February 1999, Section 4)                |            |                                  |                    |
| Non-repetitive peak on-state current, $V_{GG} = -75\text{ V}$ , 50 Hz to 60 Hz (see Notes 1 and 2)       | $I_{TSM}$  | 11<br>4.8<br>2.7<br>0.95<br>0.93 | A                  |
| 0.1 s                                                                                                    |            |                                  |                    |
| 1 s                                                                                                      |            |                                  |                    |
| 5 s                                                                                                      |            |                                  |                    |
| 300 s                                                                                                    |            |                                  |                    |
| 900 s                                                                                                    |            |                                  |                    |
| Non-repetitive peak gate current, 1/2 $\mu\text{s}$ pulse, cathodes commoned (see Notes 1 and 2)         | $I_{GSM}$  | +40                              | A                  |
| Operating free-air temperature range                                                                     | $T_A$      | -40 to +85                       | $^{\circ}\text{C}$ |
| Junction temperature                                                                                     | $T_J$      | -40 to +150                      | $^{\circ}\text{C}$ |
| Storage temperature range                                                                                | $T_{stg}$  | -40 to +150                      | $^{\circ}\text{C}$ |

- NOTES: 1. Initially the protector must be in thermal equilibrium with  $-40^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$ . The surge may be repeated after the device returns to its initial conditions. Gate voltage ranges are -20 V to -75 V for the '61089 and -20 V to -100 V for the '61089A.
2. The rated current values may be applied either to the Ring to Ground or to the Tip to Ground terminal pairs. Additionally, both terminal pairs may have their rated current values applied simultaneously (in this case the Ground terminal current will be twice the rated current value of an individual terminal pair). Above 85  $^{\circ}\text{C}$ , derate linearly to zero at 150  $^{\circ}\text{C}$  lead temperature.

# TISP61089 Gated Protector Series

**BOURNS®**

## Recommended Operating Conditions

| Component      |                                                                                     | Min | Typ | Max | Unit |
|----------------|-------------------------------------------------------------------------------------|-----|-----|-----|------|
| C <sub>G</sub> | Gate decoupling capacitor                                                           | 100 | 220 |     | nF   |
| R <sub>S</sub> | Series resistor for GR-1089-CORE first-level surge survival                         | 25  |     |     | Ω    |
|                | Series resistor for GR-1089-CORE first-level and second-level surge survival        | 40  |     |     | Ω    |
|                | Series resistor for GR-1089-CORE intra-building port surge survival                 | 8   |     |     | Ω    |
|                | Series resistor for K.20, K.21 and K.45 coordination with a 400 V primary protector | 10  |     |     | Ω    |

## Electrical Characteristics, T<sub>J</sub> = 25 °C (Unless Otherwise Noted)

| Parameter                                                  | Test Conditions                                                                                                                                                                                                                                                                                                                                                                                                                                       | Min  | Typ                      | Max | Unit |
|------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|--------------------------|-----|------|
| I <sub>D</sub> Off-state current                           | V <sub>D</sub> = V <sub>DRM</sub> , V <sub>GK</sub> = 0 T <sub>J</sub> = 25 °C                                                                                                                                                                                                                                                                                                                                                                        |      |                          | -5  | μA   |
|                                                            | T <sub>J</sub> = 85 °C                                                                                                                                                                                                                                                                                                                                                                                                                                |      |                          | -50 | μA   |
| V <sub>(BO)</sub> Breakover voltage                        | 2/10 μs, I <sub>PP</sub> = -56 A, R <sub>S</sub> = 45 Ω, V <sub>GG</sub> = -48 V, C <sub>G</sub> = 220 nF<br>2/10 μs, I <sub>PP</sub> = -100 A, R <sub>S</sub> = 50 Ω, V <sub>GG</sub> = -48 V, C <sub>G</sub> = 220 nF<br>1.2/50 μs, I <sub>PP</sub> = -53 A, R <sub>S</sub> = 47 Ω, V <sub>GG</sub> = -48 V, C <sub>G</sub> = 220 nF<br>1.2/50 μs, I <sub>PP</sub> = -96 A, R <sub>S</sub> = 52 Ω, V <sub>GG</sub> = -48 V, C <sub>G</sub> = 220 nF |      | -57<br>-60<br>-60<br>-64 |     | V    |
| V <sub>GK(BO)</sub> Gate-cathode impulse breakover voltage | 2/10 μs, I <sub>PP</sub> = -56 A, R <sub>S</sub> = 45 Ω, V <sub>GG</sub> = -48 V, C <sub>G</sub> = 220 nF<br>2/10 μs, I <sub>PP</sub> = -100 A, R <sub>S</sub> = 50 Ω, V <sub>GG</sub> = -48 V, C <sub>G</sub> = 220 nF<br>1.2/50 μs, I <sub>PP</sub> = -53 A, R <sub>S</sub> = 47 Ω, V <sub>GG</sub> = -48 V, C <sub>G</sub> = 220 nF<br>1.2/50 μs, I <sub>PP</sub> = -96 A, R <sub>S</sub> = 52 Ω, V <sub>GG</sub> = -48 V, C <sub>G</sub> = 220 nF |      | 9<br>12<br>12<br>16      |     | V    |
| V <sub>F</sub> Forward voltage                             | I <sub>F</sub> = 5 A, t <sub>w</sub> = 200 μs                                                                                                                                                                                                                                                                                                                                                                                                         |      |                          | 3   | V    |
| V <sub>FRM</sub> Peak forward recovery voltage             | 2/10 μs, I <sub>PP</sub> = 56 A, R <sub>S</sub> = 45 Ω, V <sub>GG</sub> = -48 V, C <sub>G</sub> = 220 nF<br>2/10 μs, I <sub>PP</sub> = 100 A, R <sub>S</sub> = 50 Ω, V <sub>GG</sub> = -48 V, C <sub>G</sub> = 220 nF<br>1.2/50 μs, I <sub>PP</sub> = 53 A, R <sub>S</sub> = 47 Ω, V <sub>GG</sub> = -48 V, C <sub>G</sub> = 220 nF<br>1.2/50 μs, I <sub>PP</sub> = 96 A, R <sub>S</sub> = 52 Ω, V <sub>GG</sub> = -48 V, C <sub>G</sub> = 220 nF     |      | 6<br>8<br>8<br>12        |     | V    |
| I <sub>H</sub> Holding current                             | I <sub>T</sub> = -1 A, di/dt = 1A/ms, V <sub>GG</sub> = -48 V                                                                                                                                                                                                                                                                                                                                                                                         | -150 |                          |     | mA   |
| I <sub>GKS</sub> Gate reverse current                      | V <sub>GG</sub> = V <sub>GK</sub> = V <sub>GKRM</sub> , V <sub>KA</sub> = 0 T <sub>J</sub> = 25 °C                                                                                                                                                                                                                                                                                                                                                    |      |                          | -5  | μA   |
|                                                            | T <sub>J</sub> = 85 °C                                                                                                                                                                                                                                                                                                                                                                                                                                |      |                          | -50 | μA   |
| I <sub>GT</sub> Gate trigger current                       | I <sub>T</sub> = -3 A, t <sub>p(g)</sub> ≥ 20 μs, V <sub>GG</sub> = -48 V                                                                                                                                                                                                                                                                                                                                                                             |      |                          | 5   | mA   |
| V <sub>GT</sub> Gate-cathode trigger voltage               | I <sub>T</sub> = -3 A, t <sub>p(g)</sub> ≥ 20 μs, V <sub>GG</sub> = -48 V                                                                                                                                                                                                                                                                                                                                                                             |      |                          | 2.5 | V    |
| Q <sub>GS</sub> Gate switching charge                      | 1.2/50 μs, I <sub>PP</sub> = -53 A, R <sub>S</sub> = 47 Ω, V <sub>GG</sub> = -48 V, C <sub>G</sub> = 220 nF                                                                                                                                                                                                                                                                                                                                           |      | 0.1                      |     | μC   |
| C <sub>KA</sub> Cathode-anode off-state capacitance        | f = 1 MHz, V <sub>d</sub> = 1 V, I <sub>G</sub> = 0, (see Note 3) V <sub>D</sub> = -3 V                                                                                                                                                                                                                                                                                                                                                               |      |                          | 100 | pF   |
|                                                            | V <sub>D</sub> = -48 V                                                                                                                                                                                                                                                                                                                                                                                                                                |      |                          | 50  | pF   |

NOTES: 3. These capacitance measurements employ a three terminal capacitance bridge incorporating a guard circuit. The unmeasured device terminals are a.c. connected to the guard terminal of the bridge.

## Thermal Characteristics

| Parameter                                                | Test Conditions                                                                                        | Min | Typ | Max | Unit |
|----------------------------------------------------------|--------------------------------------------------------------------------------------------------------|-----|-----|-----|------|
| R <sub>θJA</sub> Junction to free air thermal resistance | T <sub>A</sub> = 25 °C, EIA/JESD51-3 PCB, EIA/JESD51-2 environment, P <sub>TOT</sub> = 1.7 W D Package |     |     | 120 | °C/W |
|                                                          | P package                                                                                              |     |     | 100 |      |

## Parameter Measurement Information




Figure 1. Voltage-Current Characteristic  
Unless Otherwise Noted, All Voltages are Referenced to the Anode

## Thermal Information




Figure 2. Non-repetitive Peak On-State Current against Duration  
(Gate Voltage Ranges are -20 V to -75 V for the '61089 and -20 V to -100 V for the '61089A)

## APPLICATIONS INFORMATION

## Gated Protectors

This section covers three topics. First, it is explained why gated protectors are needed. Second, the voltage limiting action of the protector is described. Third, an example application circuit is described.

## Purpose of Gated Protectors

Fixed voltage thyristor overvoltage protectors have been used since the early 1980s to protect monolithic SLICs (Subscriber Line Interface Circuits) against overvoltages on the telephone line caused by lightning, a.c. power contact and induction. As the SLIC was usually powered from a fixed voltage negative supply rail, the limiting voltage of the protector could also be a fixed value. The TISP1072F3 is a typical example of a fixed voltage SLIC protector.

SLICs have become more sophisticated. To minimize power consumption, some designs automatically adjust the supply voltage,  $V_{BAT}$ , to a value that is just sufficient to drive the required line current. For short lines the supply voltage would be set low, but for long lines, a higher supply voltage would be generated to drive sufficient line current. The optimum protection for this type of SLIC would be given by a protection voltage which tracks the SLIC supply voltage. This can be achieved by connecting the protection thyristor gate to the SLIC supply, Figure 3. This gated (programmable) protection arrangement minimizes the voltage stress on the SLIC, no matter what value of supply voltage.




Figure 3. '61089 Buffered Gate Protector

## Operation of Gated Protectors

Figures 4 and 5 show how the '61089 device limits negative and positive overvoltages. Positive overvoltages (Figure 5) are clipped by the antiparallel diodes in the '61089 protector and the resulting current is diverted to ground. Negative overvoltages (Figure 4) are initially clipped close to the SLIC negative supply rail value ( $V_{BAT}$ ). If sufficient current is available from the overvoltage, then the protector (Th5) will crowbar into a low voltage on-state condition. As the overvoltage subsides the high holding current of the crowbar prevents d.c. latchup. The protection voltage will be the sum of the gate supply ( $V_{BAT}$ ) and the peak gate-cathode voltage ( $V_{GK(BO)}$ ). The protection voltage will be increased if there is a long connection between the gate decoupling capacitor, C1, and the gate terminal. During the initial rise of a fast impulse, the gate current ( $I_G$ ) is the same as the cathode current ( $I_K$ ). Rates of 70 A/ $\mu$ s can cause inductive voltages of 0.7 V in 2.5 cm of printed wiring track. To minimize this inductive voltage increase of protection voltage, the length of the capacitor to gate terminal tracking should be minimized. Inductive voltages in the protector cathode wiring will also increase the protection voltage. These voltages can be minimized by routing the SLIC connection through the protector as shown in Figure 3.

## Application Circuit

Figure 6 shows a typical '61089 part SLIC card protection circuit. The incoming line conductors, Ring (R) and Tip (T), connect to the relay matrix via the series overcurrent protection. Fusible resistors, fuses and positive temperature coefficient (PTC) thermistors can be used for overcurrent protection. Resistors will reduce the prospective current from the surge generator for both the '61089 device and the ring/test

## APPLICATIONS INFORMATION

### Application Circuit (Continued)

protector. The TISP7xxxF3 protector has the same protection voltage for any terminal pair. This protector is used when the ring generator configuration may be ground or battery-backed. For dedicated ground-backed ringing generators, the TISP3xxxF3 gives better protection as its inter-conductor protection voltage is twice the conductor to ground value.

Relay contacts 3a and 3b connect the line conductors to the SLIC via the '61089 protector. The protector gate reference voltage comes from the SLIC negative supply ( $V_{BAT}$ ). A 220 nF gate capacitor sources the high gate current pulses caused by fast rising impulses.




Figure 4. Negative Overvoltage Condition




Figure 5. Positive Overvoltage Condition




Figure 6. Typical Application Circuit

## MECHANICAL DATA

### Device Symbolization Code

Devices will be coded as below.


| Device       | Symbolization Code |
|--------------|--------------------|
| TISP61089D   | P61089             |
| TISP61089SD  | 61089S             |
| TISP61089AD  | 61089A             |
| TISP61089ASD | 1089AS             |
| TISP61089P   | TISP61089          |
| TISP61089AP  | 61089A             |



## MECHANICAL DATA

### D008 Plastic Small-outline Package

This small-outline package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Leads are within 0.25 (0.010) radius of true position at maximum material condition.  
B. Body dimensions do not include mold flash or protrusion.  
C. Mold flash or protrusion shall not exceed 0.15 (0.006).  
D. Lead tips to be planar within  $\pm 0.051$  (0.002).

MDXXAAE

## D008 Tape Dimensions

Technical drawing of a carrier tape showing dimensions and features. The drawing includes a top view of the tape with dimensions in inches and millimeters, and a cross-sectional view at the bottom.

**Dimensions (inches / millimeters):**

- Overall width:  $\frac{7.90 - 8.10}{(.311 - .319)}$
- Distance between punch holes:  $\frac{3.90 - 4.10}{(.154 - .161)}$
- Distance between punch holes:  $\frac{1.50 - 1.60}{(.059 - .063)}$
- Distance between punch holes:  $\frac{1.95 - 2.05}{(.077 - .081)}$
- Distance between punch holes:  $\frac{6.30 - 6.50}{(.248 - .256)}$
- Distance between punch holes:  $\frac{5.40 - 5.60}{(.213 - .220)}$
- Distance between punch holes:  $\frac{11.70 - 12.30}{(.461 - .484)}$
- Distance between punch holes:  $\frac{2.0 - 2.2}{(.079 - .087)}$
- Distance between punch holes:  $\frac{0.40}{(.016)}$
- Distance between punch holes:  $\frac{0.8}{(.03)} \text{ MIN.}$
- Distance between punch holes:  $\frac{0 \text{ MIN.}}$

**Features:**

- Carrier Tape Embossment
- Cover Tape

**Direction of Feed:** Indicated by an arrow pointing right.

**Notes:**

- $\phi 1.50 \text{ MIN. } (.059)$

MDXXATC

NOVEMBER 1995 - REVISED AUGUST 2002  
Specifications are subject to change without notice.

# TISP61089 Gated Protector Series





**BOURNS®**

## MECHANICAL DATA

### P008 Plastic Dual-In-Line Package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. The package is intended for insertion in mounting-hole rows on 7.62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.

P008



DIMENSIONS ARE:  $\frac{\text{MILLIMETERS}}{\text{(INCHES)}}$

MDXXCF

- NOTES: A. Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.  
 B. Dimensions fall within JEDEC MS001 - R-PDIP-T, 0.300" Dual-In-Line Plastic Family.  
 C. Details of the previous dot index P008 package style, drawing reference MDXXABA, are given in the earlier publications.

### **Bourns Sales Offices**

| Region        | Phone           | Fax             |
|---------------|-----------------|-----------------|
| The Americas: | +1-909-781-5500 | +1-909-781-5700 |
| Europe:       | +41-41-7685555  | +41-41-7685510  |
| Asia-Pacific: | +886-2-25624117 | +886-2-25624116 |

### **Technical Assistance**

| Region        | Phone           | Fax             |
|---------------|-----------------|-----------------|
| The Americas: | +1-909-781-5500 | +1-909-781-5700 |
| Europe:       | +41-41-7685555  | +41-41-7685510  |
| Asia-Pacific: | +886-2-25624117 | +886-2-25624116 |

**www.bourns.com**

Bourns® products are available through an extensive network of manufacturer's representatives, agents and distributors. To obtain technical applications assistance, a quotation, or to place an order, contact a Bourns representative in your area.



"TISP" is a trademark of Bourns, Ltd., a Bourns Company, and is Registered in U.S. Patent and Trademark Office.  
"Bourns" is a registered trademark of Bourns, Inc. in the U.S. and other countries.

COPYRIGHT© 2003, BOURNS, INC. LITHO IN U.S.A. e 01/03/PI0286