

## 8-Pin N-FET Linear Regulator Controller

### FEATURES


- On Board Charge Pump to Drive External N-MOSFET
- Input Voltage as Low as 3V
- Duty Ratio Mode Over Current Protection
- Extremely Low Dropout Voltage
- Low External Parts Count
- Output Voltages as Low as 1.5V

### DESCRIPTION

The UCC3837 Linear Regulator Controller includes all the features required for an extremely low dropout linear regulator that uses an external N-channel MOSFET as the pass transistor. The device can operate from input voltages as low as 3V and can provide high current levels, thus providing an efficient linear solution for custom processor voltages, bus termination voltages, and other logic level voltages below 3V. The on board charge pump creates a gate drive voltage capable of driving an external N-MOSFET which is optimal for low dropout voltage and high efficiency. The wide versatility of this IC allows the user to optimize the setting of both current limit and output voltage for applications beyond or between standard 3-terminal linear regulator ranges.

This 8-pin controller IC features a duty ratio current limiting technique that provides peak transient loading capability while limiting the average power dissipation of the pass transistor during fault conditions. See the Application Section for detailed information.


### BLOCK DIAGRAM



**ABSOLUTE MAXIMUM RATINGS**

All pins referenced to GND ..... -0.3V to +15V  
 CS, CT, FB ..... -0.3V to VDD + 0.3V  
 Storage Temperature ..... -65°C to +150°C  
 Junction Temperature ..... -55°C to +150°C  
 Lead Temperature (Soldering, 10sec.) ..... +300°C

*Currents are positive into, negative out of the specified terminal.  
 Consult Packaging Section of Databook for thermal limitations  
 and considerations of packages.*

**CONNECTION DIAGRAM****DIL-8, SOIC-8 (Top View)  
 J or N Package, D Package**

**ELECTRICAL CHARACTERISTICS:** Unless otherwise specified,  $T_A = -55^\circ\text{C}$  to  $125^\circ\text{C}$  for the UCC1837,  $-25^\circ\text{C}$  to  $85^\circ\text{C}$  for the UCC2837 and  $0^\circ\text{C}$  to  $70^\circ\text{C}$  for UCC3837;  $VDD = 5\text{V}$ ,  $C_T = 10\text{nF}$ ,  $C_{CAP} = 100\text{nF}$ .

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
<b>Input Supply</b>					
Supply Current	$VDD = 5\text{V}$		1	1.5	mA
	$VDD = 10\text{V}$		1.2	2	mA
<b>Under Voltage Lockout</b>					
Minimum Voltage to Start		2.00	2.65	3.00	V
Minimum Voltage After Start		1.6	2.2	2.6	V
Hysteresis		0.25	0.45	0.65	V
<b>Reference ( Note 1 )</b>					
VREF	25°C	1.485	1.5	1.515	V
	0°C to 70°C	1.470	1.5	1.530	V
	-55°C to 125°C	1.455	1.5	1.545	V
<b>Current Sense</b>					
Comparator Offset	0°C to 70°C	90	100	110	mV
Comparator Offset	-55°C to 125°C	85	100	115	mV
Amplifier Offset		120	140	160	mV
Input Bias Current	$V_{CS} = 5\text{V}$		0.5	5	μA
<b>Current Fault Timer</b>					
CT Charge Current	$V_{CT} = 1\text{V}$	16	36	56	μA
CT Discharge Current	$V_{CT} = 1\text{V}$	0.4	1.2	1.9	μA
CT Fault Low Threshold		0.4	0.5	0.6	V
CT Fault Hi Threshold		1.3	1.5	1.7	V
Fault Duty Cycle		2	3.3	5	%
<b>Error Amplifier</b>					
Input Bias Current			0.5	2	μA
Open Loop Gain		60	90		dB
Transconductance	-10μA to 10μA	2	5	8	mMho
Charge Current	$V_{COMP} = 6\text{V}$	20	40	60	μA
Discharge Current	$V_{COMP} = 6\text{V}$	10	25	40	μA

**ELECTRICAL CHARACTERISTICS:** Unless otherwise specified,  $T_A = -55^\circ\text{C}$  to  $125^\circ\text{C}$  for the UCC1837,  $-25^\circ\text{C}$  to  $85^\circ\text{C}$  for the UCC2837 and  $0^\circ\text{C}$  to  $70^\circ\text{C}$  for UCC3837;  $VDD = 5\text{V}$ ,  $C_T = 10\text{nF}$ ,  $C_{CAP} = 100\text{nF}$ .

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
<b>FET Driver</b>					
Peak Output Current	$V_{CAP} = 10\text{V}$ , $V_{OUT} = 1\text{V}$	0.5	1.5	2.5	mA
Average Output Current	$V_{OUT} = 1\text{V}$	25	100	175	$\mu\text{A}$
Max Output Voltage	$VDD = 4.5\text{V}$ , $I_{OUT} = 0\mu\text{A}$	8.4	9.7		V
	$VDD = 4.5\text{V}$ , $I_{OUT} = 10\mu\text{A}$ , $0^\circ\text{C}$ to $70^\circ\text{C}$	8	9		V
	$VDD = 4.5\text{V}$ , $I_{OUT} = 10\mu\text{A}$ , $-55^\circ\text{C}$ to $125^\circ\text{C}$	7.5	9		V
<b>Charge Pump</b>					
CAP Voltage	$VDD = 4.5\text{V}$ , $C/S = 0\text{V}$	11	12.5		V
	$VDD = 12\text{V}$ , $C/S = 0\text{V}$		15	16.5	V

*Note 1: This is defined as the voltage on FB which results in a DC voltage of 8V on VOUT.*

## PIN DESCRIPTIONS

**CAP:** The output of the charge pump circuit. A capacitor is connected between this pin and GND to provide a floating bias voltage for an N-Channel MOSFET gate drive. A minimum of a  $0.01\mu\text{F}$  ceramic capacitor is recommended. CAP can be directly connected to an external regulated source such as  $+12\text{V}$ , in which case the external voltage will be the source for driving the N-Channel MOSFET.

**COMP:** The output of the transconductance error amplifier and current sense amplifier. Used for compensating the small signal characteristics of the voltage loop (and current loop when Current Sense Amplifier is active in over current mode).

**CS:** The negative current sense input signal. This pin should be connected through a low noise path to the low side of the current sense resistor.

**CT:** The input to the duty cycle timer circuit. A capacitor is connected from this pin to GND, setting the maximum ON time of the over current protection circuits. See the Application Section for programming instructions.

**FB:** The inverting terminal of the voltage error amplifier, used to feedback the output voltage for comparison with the internal reference voltage. The nominal DC operating voltage at this pin is  $1.5\text{V}$ .

**GND:** Ground reference for the device. For accurate output voltage regulation, GND should be referenced to the output load ground.

**VDD:** The system input voltage is connected to this point. VDD must be above  $3\text{V}$ . VDD also acts as one side of the Current Sense Amplifier and Comparator.

**VOUT:** This pin directly drives the gate of the external N-MOSFET pass element. The typical output impedance of this pin is  $6.5\text{k}\Omega$ .

## APPLICATION INFORMATION

### Topology and General Operation

Unitrode Application Note U-152 is a detailed design of a low dropout linear regulator using an N-channel MOSFET as a pass element, and should be used as a guide for understanding the operation of the circuit shown in Fig. 1.

### Charge Pump Operation

The internal charge pump of the UCC3837 is designed to create a voltage equal to 3 times the input VDD voltage at the CAP pin. There is an internal 5V clamp at the input of the charge pump however that insures the voltage at CAP does not exceed the ratings of the IC. This CAP voltage is used to provide gate drive current to the external pass element as well as bias current to internal sec-

tions of the UCC3837 itself. The charge pump output has a typical impedance of  $80\text{k}\Omega$  and therefore the loading of the IC and the external gate drive reduces the voltage from its ideal level. The UCC3837 can operate in several states including having the error amplifier disabled (shut down), in normal linear regulation mode, and in overdrive mode where the linear regulator is responding to a transient load or line condition. The maximum output voltage available at VOUT is shown in Fig. 2 for these various modes of operation.

The charge pump output is designed to supply  $10\mu\text{A}$  of average current to the load which is typically the MOSFET gate capacitance present at the VOUT pin. The capacitor value used at CAP is chosen to provide holdup

## APPLICATION INFORMATION




Figure 1. Typical application 5V to 3.3V, 5A

of the CAP voltage should the external load exceed the average current, which occurs during load and line transient conditions. The value of CAP also determines the startup time of the linear regulator. The voltage at CAP charges up with a time constant determined by the charge pump output impedance (typically 80kΩ) and the value of the capacitor on CAP.

An external voltage such as +12V may be tied to the CAP pin directly to insure a higher value of VOUT, which may be useful when a standard level MOSFET is used or when VDD is very low and the resulting VOUT voltage may need to be higher. With an external source applied to CAP, the maximum voltage at VOUT will be approximately 1V below the external source. The external +12V source should be decoupled to GND using a minimum of a 0.01μF capacitor.

### Choosing a Pass Element

The UCC3837 is designed for use with an N-channel MOSFET pass element only. The designer may choose a logic level or standard gate level MOSFET depending on the input voltage, the required gate drive, and the available voltage at VOUT as discussed previously. MOSFET selection should be based on required dropout voltage and gate drive characteristics. A lower  $R_{DS(on)}$  MOSFET is used when low dropout is required, but this type of MOSFET will have higher gate capacitance which may result in a slower transient response.

A MOSFET used in linear regulation is typically operated at a gate voltage between the threshold voltage and the gate plateau voltage in order to maintain high gain. This




Figure 2. Typical  $V_{OUT(max)}$  vs.  $V_{DD}$ .

mode of operation is linear, and therefore the channel resistance is higher than the manufacturer's published  $R_{DS(on)}$  value. The MOSFET should only be operated in the non-linear (switch) mode under transient conditions, when minimum dropout voltage is required.

### Disabling the UCC3837

Grounding the CAP pin will remove the drive voltage and effectively disable the output voltage. The device used to short the output of CAP should have a very low leakage current when in the OPEN state, since even a few microamps will lower the charge pump voltage.

A second method of disabling the UCC3837 is to place a short circuit across  $C_{COMP}$ . This will have an advantage of a quicker restart time as the voltage at CAP will not be completely discharged. The charge pump will be loaded down by the typical 40μA charging current of the error amplifier with this configuration, resulting in a lower voltage at CAP.

### Compensating the Error Amplifier

Using a MOSFET as an external pass element introduces a pole in the control loop that is a function of the UCC3837 output impedance,  $R_{OUT}$ , typically 6.5kΩ, and the MOSFET input gate capacitance. Fig. 3 indicates that in the normal operation of a linear regulator using a MOSFET, the gate capacitance can be predicted directly from the MOSFET characteristic charge curve, using the relationship:

$$C_{IN} = \frac{\Delta Q_{gth}}{\Delta V_{gth}}$$

This pole can be canceled by programming a zero frequency on the output of the UCC3837 error amplifier equal to the pole frequency. Therefore:

## APPLICATION INFORMATION (cont.)




Figure 3. MOSFET turn-on characteristics.

$$F_{POLE} = \frac{1}{2 \cdot \pi \cdot C_{IN} \cdot R_{OUT}}$$

$$F_{ZERO} = F_{POLE} = \frac{1}{2 \cdot \pi \cdot R_{COMP} \cdot C_{COMP}}$$

$$R_{COMP} C_{COMP} = \frac{1}{2 \cdot \pi \cdot F_{POLE}}$$

where  $C_{IN}$  is the MOSFET input capacitance and  $R_{OUT}$  is the output impedance of  $V_{OUT}$ .

The value of  $C_{COMP}$  should be large enough that parasitics connected to COMP do not effect the zero frequency. A minimum of 220pF is recommended.

### Transient Response

The transient performance of a linear regulator built using the UCC3837 can be predicted by understanding the dynamics of the transient event. Consider a load transient on the application circuit of Fig. 1, where the output current steps from a low value to a high value. Initially, the output voltage will drop as a function of the output capacitors ESR times the load current change. In response to the decrease in feedback voltage at FB, the UCC3837 error amplifier will increase its charge current to a typical value of 40 $\mu$ A. The output of the amplifier will therefore respond by first stepping the voltage proportional to 40 $\mu$ A times  $R_{COMP}$ , and then ramping up proportional to 40 $\mu$ A and the value of  $C_{COMP}$ . Dynamic response can therefore be improved by increasing  $R_{COMP}$  and decreasing  $C_{COMP}$ .

The value of  $V_{OUT}$  will increase the same amount as the increase in the error amplifier output. The UCC3837 output gate drive current, however, is internally limited to 1.5mA. The response of the voltage at the gate of the external pass element is therefore a function of the 1.5mA drive current and the external gate charge, as obtained from the MOSFET data sheet gate charge curve.

For the application circuit shown in Fig. 1, the voltage at the error amplifier output will increase quickly by 400mV due to the 40 $\mu$ A current through  $R_{COMP}$ . The error amplifier will then slew at approximately 50mV per microsecond as the 40 $\mu$ A charges  $C_{COMP}$ .

From the IRL2203N data sheet, the typical required gate voltage at room temperature, to deliver 5A is 2.6V. The threshold for the device is approximately 1.5V. From the gate charge curve for the IRL2203N, approximately 7nC charge is required to change the gate voltage from 1.5V to 2.6V. With 1.5mA gate drive current, the required time to charge the gate is therefore 4.7 $\mu$ s.

### Overcurrent Protection and Thermal Management:

Overcurrent protection is provided via the UCC3837's internal current amplifier and overcurrent comparator. If at any time the voltage across the current sense resistor crosses the comparator threshold, the UCC3837 begins to modulate the output driver at a 3% duty cycle. During the 3% on time, if the current forces 140mV across the sense amplifier, the UCC3837 will enter a constant output current mode. Fig. 4 illustrates the cyclical retry of the UCC3837 under fault conditions. Note that the initial fault time is longer than subsequent cycles due to the fact that the timing capacitor is completely discharged and must initially charge to the reset threshold of 0.5V.




Figure 4. Load current, timing capacitor voltage and output voltage under fault conditions.

Fault time duration is controlled by the value of the timing capacitor,  $C_T$ , according to the following equation:

$$t_{FAULT} = C_T \cdot \frac{\Delta V}{I} = C_T \cdot \frac{1.5 - 0.5}{36 \cdot 10^{-6}} = 27.8 \cdot 10^3 \cdot C_T \quad (1)$$

Fig. 5 provides a plot of fault time vs. timing capacitance. The fault time duration is set based upon the load capacitance, load current, and the maximum output current. The "on" or fault time must be of sufficient duration to charge the load capacitance during a normal startup sequence or when recovering from a fault. If not, the charge accumulated on the output capacitance will be depleted by the load during the "off" time. The cycle will then repeat, preventing the output from turning on.




Figure 5. Fault time vs. timing capacitance.

To determine the minimum fault time, assume a maximum load current just less than the trip limit. This leaves the difference between the  $I_{MAX}$  and  $I_{TRIP}$  values as the current available to charge the output capacitance. The minimum required fault time can then be calculated as follows:

$$t_{FAULT(min)} = \frac{C_{OUT} \cdot V_{OUT}}{I_{MAX} - I_{TRIP}} \quad (2)$$

The minimum timing capacitor can be calculated by substituting equation (1) for  $t_{FAULT}$  in equation (2) and solving for  $CT$ .

$$C_{T(min)} = \frac{C_{OUT} \cdot V_{OUT}}{27.8 \cdot 10^3 \cdot (I_{MAX} - I_{TRIP})} \quad (3)$$

Switchmode protection offers significant heat sinking advantages when compared to conventional, constant current solutions. Since the average power during a fault condition is reduced as a function of the duty cycle, the

heat sink need only have adequate thermal mass to absorb the maximum steady state power dissipation and not the full short circuit power. With a 5.25V input and a maximum output current of 5A, the power dissipated in the MOSFET is given by:

$$P = (V_{IN} - V_{SENSE} - V_{OUT}) \cdot I_{OUT} \quad (4)$$

$$P = (5.25 - (5 \cdot 0.02) - 3.3) \cdot 5 = 9.25W$$

Given that the thermal resistivity of the MOSFET is specified as  $1^{\circ}\text{C}/\text{W}$  for the TO-220 package style and assuming an ambient temperature of  $50^{\circ}\text{C}$  and a case to heat sink resistivity of  $\theta_{CS} = 0.3^{\circ}\text{C}/\text{W}$ , the heat sink required to maintain a  $125^{\circ}\text{C}$  junction temperature can be calculated as follows:

$$T_J = T_A + P(\theta_{JC} + \theta_{CS} + \theta_{SA}) \quad (5)$$

$$125 = 50 + 9.25 \cdot (1 + 0.3 + \theta_{SA})$$

$$\theta_{SA} \leq 6.8^{\circ}\text{C}/\text{W}$$

Based on this analysis, any heatsink with a thermal resistivity of  $6.8^{\circ}\text{C}/\text{W}$  or less should suffice. The current in the circuit of Fig. 1, under short circuit conditions, will be limited to 7A at a 3% duty cycle, resulting in a MOSFET power dissipation of only:

$$P = [(V_{IN(max)} - I_{OUT} \cdot (R_{SENSE})) \cdot I_{OUT}] \cdot Duty \quad (6)$$

$$P = [(5.25 - 7 \cdot (0.02)) \cdot 7] \cdot 0.03 = 1.07W$$


Without switchmode protection, the short circuit power dissipation would be 35.8W, almost four times the nominal dissipation.

#### Using Printed Circuit Board Etch as a Sense Resistor

Unitrode Design Note DN-71 discusses the use of printed circuit board copper etch as a low ohm sense resistor. This technique can easily be applied when using the UCC3837. The application circuit shown in Fig. 1 can be used as an example. This linear regulator is designed with a 5A average load current, demanding a  $20\text{m}\Omega$  sense resistor to result in a 100mV current sense comparator signal for the UCC3837. The maximum ambient temperature of the linear regulator is  $70^{\circ}\text{C}$ .

Using DN-71, a 1 ounce outer layer etch of 0.05 inches wide and 1.57 inches long results in a resistance of  $20\text{m}\Omega$  at an ambient temperature of  $70^{\circ}\text{C}$  and an operating current of 5A. Because the resistivity of copper is a function of temperature, the current limit at lower temperatures will be higher, as shown in Fig. 6.

## APPLICATION INFORMATION



**Figure 6. Copper resistance and short circuit limit for example resistor.**

### Practical Considerations

In order to achieve the expected performance, careful attention must be paid to circuit layout. The printed circuit board should be designed using a single point ground, referenced to the return of the output capacitor. All traces carrying high current should be made as short and wide as possible in order to minimize parasitic resistance and inductance effects.

To illustrate the importance of these concepts, consider the effects of a 1.5" PCB trace located between the output capacitor and the UCC3837 feedback reference. A 0.07" wide trace of 1oz. copper results in an equivalent resistance of  $10.4\text{m}\Omega$ . At a load current of 3A, 31.2mV is dropped across the trace, contributing almost 1% error to the DC regulation. Likewise, the inductance of the trace is approximately  $3.24\text{nH}$ , resulting in a 91mV spike during the 100ns it takes the load current to slew from 200mA to 3A.

The dropout voltage of a linear regulator is often a key design parameter. Calculations of the dropout voltage of a linear regulator based on the UCC3837 Controller should consider all of the following:

- Sense resistor drop, including temperature and tolerance effects,
- Path resistance drops on both the input and output voltages,
- MOSFET resistance as a function of temperature and gate drive, including transient performance,
- Ground path drops.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">UCC2837D</a>	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2837
UCC2837D.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2837
<a href="#">UCC2837DTR</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2837
UCC2837DTR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2837

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC2837DTR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC2837DTR	SOIC	D	8	2500	353.0	353.0	32.0

**TUBE**


\*All dimensions are nominal


Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T ( $\mu$ m)	B (mm)
UCC2837D	D	SOIC	8	75	506.6	8	3940	4.32
UCC2837D.A	D	SOIC	8	75	506.6	8	3940	4.32



# PACKAGE OUTLINE

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated