

NIF5003N

Preferred Device

Self-Protected FET with Temperature and Current Limit

42 V, 14 A, Single N-Channel, SOT-223

HDPlus™ devices are an advanced series of power MOSFETs which utilize ON Semiconductors latest MOSFET technology process to achieve the lowest possible on-resistance per silicon area while incorporating smart features. Integrated thermal and current limits work together to provide short circuit protection. The devices feature an integrated Drain-to-Gate Clamp that enables them to withstand high energy in the avalanche mode. The Clamp also provides additional safety margin against unexpected voltage transients. Electrostatic Discharge (ESD) protection is provided by an integrated Gate-to-Source Clamp.

Features

- Short Circuit Protection/Current Limit
- Thermal Shutdown with Automatic Restart
- I_{DSS} Specified at Elevated Temperature
- Avalanche Energy Specified
- Slew Rate Control for Low Noise Switching
- Overvoltage Clamped Protection
- Pb-Free Packages are Available

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage Internally Clamped	V_{DSS}	42	Vdc
Gate-to-Source Voltage	V_{GS}	± 14	Vdc
Drain Current Continuous	I_D	Internally Limited	
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (Note 1) @ $T_A = 25^\circ\text{C}$ (Note 2)	P_D	1.25 1.9	W
Thermal Resistance Junction-to-Case Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2)	$R_{\theta JC}$ $R_{\theta JA}$ $R_{\theta JA}$	12 100 65	$^\circ\text{C}/\text{W}$
Single Pulse Drain-to-Source Avalanche Energy ($V_{DD} = 25$ Vdc, $V_{GS} = 5.0$ Vdc, $V_{DS} = 40$ Vdc, $I_L = 3.2$ Apk, $L = 120$ mH, $R_G = 25$ Ω)	E_{AS}	400	mJ
Operating and Storage Temperature Range (Note 3)	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1. Surface mounted onto minimum pad size (0.412" square) FR4 PCB, 1 oz cu.
2. Mounted onto 1" square pad size (1.127" square) FR4 PCB, 1 oz cu.
3. Normal pre-fault operating range. See thermal limit range conditions.




ON Semiconductor®

<http://onsemi.com>

V_{DSS} (Clamped)	$R_{DS(on)}$ TYP	I_D MAX (Limited)
42 V	53 m Ω @ 10 V	14 A



MARKING DIAGRAM



A = Assembly Location
Y = Year
W = Work Week
5003N = Specific Device Code
▪ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

Preferred devices are recommended choices for future use and best overall value.

NIF5003N

MOSFET ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-to-Source Clamped Breakdown Voltage ($V_{GS} = 0 \text{ Vdc}$, $I_D = 250 \mu\text{Adc}$) ($V_{GS} = 0 \text{ Vdc}$, $I_D = 250 \mu\text{Adc}$, $T_J = -40^\circ\text{C}$ to 150°C)	$V_{(\text{BR})\text{DSS}}$	42 40	46 45	51 51	Vdc $\text{mV}/^\circ\text{C}$
Zero Gate Voltage Drain Current ($V_{DS} = 32 \text{ Vdc}$, $V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 32 \text{ Vdc}$, $V_{GS} = 0 \text{ Vdc}$, $T_J = 150^\circ\text{C}$)	I_{DSS}	— —	0.6 2.5	5.0 —	μAdc
Gate Input Current ($V_{GS} = 5.0 \text{ Vdc}$, $V_{DS} = 0 \text{ Vdc}$)	I_{GSS}	—	50	125	μAdc

ON CHARACTERISTICS

Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1.2 \text{ mAdc}$) Threshold Temperature Coefficient (Negative)	$V_{GS(\text{th})}$	1.0 —	1.7 5.0	2.2 —	Vdc $\text{mV}/^\circ\text{C}$
Static Drain-to-Source On-Resistance (Note 4) ($V_{GS} = 10 \text{ Vdc}$, $I_D = 3.0 \text{ Adc}$, $T_J @ 25^\circ\text{C}$) ($V_{GS} = 10 \text{ Vdc}$, $I_D = 3.0 \text{ Adc}$, $T_J @ 150^\circ\text{C}$)	$R_{DS(\text{on})}$	— —	53 95	68 123	$\text{m}\Omega$
Static Drain-to-Source On-Resistance (Note 4) ($V_{GS} = 5.0 \text{ Vdc}$, $I_D = 3.0 \text{ Adc}$, $T_J @ 25^\circ\text{C}$) ($V_{GS} = 5.0 \text{ Vdc}$, $I_D = 3.0 \text{ Adc}$, $T_J @ 150^\circ\text{C}$)	$R_{DS(\text{on})}$	— —	63 105	76 135	$\text{m}\Omega$
Source-Drain Forward On Voltage ($I_S = 7.0 \text{ A}$, $V_{GS} = 0 \text{ V}$)	V_{SD}	—	0.95	1.1	V

SWITCHING CHARACTERISTICS

Turn-on Time (V_{in} to 90% I_D)	$R_L = 4.7 \Omega$, $V_{in} = 0$ to 10 V , $V_{DD} = 12 \text{ V}$	$T_{(\text{on})}$	—	16	20	μs
Turn-off Time (V_{in} to 10% I_D)	$R_L = 4.7 \Omega$, $V_{in} = 10$ to 0 V , $V_{DD} = 12 \text{ V}$	$T_{(\text{off})}$	—	80	100	μs
Slew Rate On	$R_L = 4.7 \Omega$, $V_{in} = 0$ to 10 V , $V_{DD} = 12 \text{ V}$	$-\text{d}V_{DS}/\text{dt}_{\text{on}}$	—	1.4	—	$\text{V}/\mu\text{s}$
Slew Rate Off	$R_L = 4.7 \Omega$, $V_{in} = 10$ to 0 V , $V_{DD} = 12 \text{ V}$	$\text{d}V_{DS}/\text{dt}_{\text{off}}$	—	0.5	—	$\text{V}/\mu\text{s}$

SELF PROTECTION CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise noted) (Note 5)

Current Limit	($V_{GS} = 5.0 \text{ Vdc}$) $V_{DS} = 10 \text{ V}$ ($V_{GS} = 5.0 \text{ Vdc}$, $T_J = 150^\circ\text{C}$)	I_{LIM}	12 7.0	18 13	24 18	Adc
Current Limit	($V_{GS} = 10 \text{ Vdc}$) $V_{DS} = 10 \text{ V}$ ($V_{GS} = 10 \text{ Vdc}$, $T_J = 150^\circ\text{C}$)	I_{LIM}	18 13	22 18	30 25	Adc
Temperature Limit (Turn-off)	$V_{GS} = 5.0 \text{ Vdc}$	$T_{\text{LIM}(\text{off})}$	150	175	200	$^\circ\text{C}$
Thermal Hysteresis	$V_{GS} = 5.0 \text{ Vdc}$	$\Delta T_{\text{LIM}(\text{on})}$	—	15	—	$^\circ\text{C}$
Temperature Limit (Turn-off)	$V_{GS} = 10 \text{ Vdc}$	$T_{\text{LIM}(\text{off})}$	150	165	185	$^\circ\text{C}$
Thermal Hysteresis	$V_{GS} = 10 \text{ Vdc}$	$\Delta T_{\text{LIM}(\text{on})}$	—	15	—	$^\circ\text{C}$
Input Current during Thermal Fault	$V_{DS} = 35 \text{ V}$, ($V_{GS} = 5.0 \text{ V}$, $T_j = 150^\circ\text{C}$)	$I_{\text{g(fault)}}$	0.6	—	—	mA
Input Current during Thermal Fault	$V_{DS} = 35 \text{ V}$, ($V_{GS} = 10 \text{ V}$, $T_j = 150^\circ\text{C}$)	$I_{\text{g(fault)}}$	2.0	—	—	mA

ESD ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Electro-Static Discharge Capability	Human Body Model (HBM)	ESD	4000	—	—	V
Electro-Static Discharge Capability	Machine Model (MM)	ESD	400	—	—	V

4. Pulse Test: Pulse Width = $300 \mu\text{s}$, Duty Cycle = 2%.

5. Fault conditions are viewed as beyond the normal operating range of the part.

TYPICAL PERFORMANCE CURVES




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

NIF5003N

TYPICAL PERFORMANCE CURVES





Figure 7. Diode Forward Voltage vs. Current

ORDERING INFORMATION

Device	Package	Shipping [†]
NIF5003NT1	SOT-223	1000 / Tape & Reel
NIF5003NT1G	SOT-223 (Pb-Free)	1000 / Tape & Reel
NIF5003NT3	SOT-223	4000 / Tape & Reel
NIF5003NT3G	SOT-223 (Pb-Free)	4000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS


SOT-223 (TO-261)
CASE 318E-04
ISSUE L

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.50	1.63	1.75	0.060	0.064	0.068
A ₁	0.02	0.06	0.10	0.001	0.002	0.004
b	0.60	0.75	0.89	0.024	0.030	0.035
b ₁	2.90	3.06	3.20	0.115	0.121	0.126
c	0.24	0.29	0.35	0.009	0.012	0.014
D	6.30	6.50	6.70	0.249	0.256	0.263
E	3.30	3.50	3.70	0.130	0.138	0.145
e	2.20	2.30	2.40	0.087	0.091	0.094
e ₁	0.85	0.94	1.05	0.033	0.037	0.041
L ₁	1.50	1.75	2.00	0.060	0.069	0.078
H _E	6.70	7.00	7.30	0.264	0.276	0.287
θ	0°	—	10°	0°	—	10°

STYLE 3:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

HDPlus is a trademark of Semiconductor Components Industries, LLC (SCILLC)

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleged that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor

P.O. Box 61312, Phoenix, Arizona 85082-1312 USA

Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada

Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center

2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051

Phone: 81-3-5773-3850

ON Semiconductor Website: <http://onsemi.com>

Order Literature: <http://www.onsemi.com/litorder>

For additional information, please contact your local Sales Representative.