



Timing-Safe™ Peak EMI Reduction IC

General Features

- Clock distribution with Timing-Safe™ Peak EMI Reduction
- Input frequency range: 20MHz - 50MHz
- Multiple low skew Timing-safe™ Outputs:
 - P3P623S05: 5 Outputs
 - P3P623S09: 9 Outputs
- Supply Voltage: 3.3V±0.3V
- Packaging Information:
 - P3P623S05: 8 pin TSSOP
 - P3P623S09: 16 pin TSSOP
- True Drop-in Solution for Zero Delay Buffer

Functional Description

P3P623S05/09 is a versatile, 3.3V Zero-delay buffer designed to distribute Timing-Safe™ clocks with Peak EMI reduction. P3P623S05 is an eight-pin version, accepts one reference input and drives out five low-skew Timing-Safe™ clocks. P3P623S09 accepts one reference input and drives out nine low-skew Timing-Safe™ clocks.

All parts have on-chip PLLs that lock to an input clock on

the CLKIN pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad, internal to the device.

Multiple P3P623S05 / P3P623S09 devices can accept the same input clock and distribute it. In this case, the skew between the outputs of the two devices is guaranteed to be less than 700pS.

All outputs have less than 200pS of cycle-to-cycle jitter. The input and output propagation delay is guaranteed to be less than ±350pS, and the output-to-output skew is guaranteed to be less than 250pS.


Refer “Spread Spectrum Control and Input-Output Skew Table” for deviations and Input-Output Skew for P3P623S05A/B and P3P623S09A/B devices.

P3P623S05/09 operates from a 3.3V supply and is available in TSSOP package, as shown in the ordering information table.

Application

P3P623S05/09 is targeted for use in Displays and memory interface systems.

General Block Diagram



Spread Spectrum Frequency Generation

The clocks in digital systems are typically square waves with a 50% duty cycle and as frequencies increase the edge rates also get faster. Analysis shows that a square wave is composed of fundamental frequency and harmonics. The fundamental frequency and harmonics generate the energy peaks that become the source of EMI. Regulatory agencies test electronic equipment by measuring the amount of peak energy radiated from the equipment. In fact, the peak level allowed decreases as the frequency increases. The standard methods of reducing EMI are to use shielding, filtering, multi-layer


PCBs, etc. These methods are expensive. Spread spectrum clocking reduces the peak energy by reducing the Q factor of the clock. This is done by slowly modulating the clock frequency. The P3P623S05/09 uses the center modulation spread spectrum technique in which the modulated output frequency varies above and below the reference frequency with a specified modulation rate. With center modulation, the average frequency is the same as the unmodulated frequency and there is no performance degradation.

Timing-Safe™ technology

Timing-Safe™ technology is the ability to modulate a clock source with Spread Spectrum technology and maintain synchronization with any associated data path.

P3P623S05A/B and P3P623S09A/B

Pin Configuration for P3P623S05A/B



Pin Description for P3P623S05A/B


Pin #	Pin Name	Type	Description
1	CLKIN ¹	I	External reference Clock input, 5V tolerant input
2	CLK1 ²	O	Buffered clock output ⁴
3	CLK2 ²	O	Buffered clock output ⁴
4	GND	P	Ground
5	CLK3 ²	O	Buffered clock output ⁴
6	VDD	P	3.3V supply
7	CLK4 ²	O	Buffered clock output ⁴
8	CLKOUT ⁴	O	Buffered clock output. Internal feedback on this pin.

Notes:

1. Weak pull down
2. Weak pull-down on all outputs
3. Weak pull-up on these Inputs
4. Buffered clock output is Timing-Safe™

P3P623S05A/B and P3P623S09A/B

Pin Configuration for P3P623S09A/B



Pin Description for P3P623S09A/B

Pin #	Pin Name	Pin Type	Description
1	CLKIN ¹	I	External reference Clock input, 5V tolerant input
2	CLKA1 ²	O	Buffered clock Bank A output ⁴
3	CLKA2 ²	O	Buffered clock Bank A output ⁴
4	VDD	P	3.3V supply
5	GND	P	Ground
6	CLKB1 ²	O	Buffered clock Bank B output ⁴
7	CLKB2 ²	O	Buffered clock Bank B output ⁴
8	S2 ³	I	Select input, bit 2. See <i>Select Input Decoding table for P3P623S09A/B</i> for more details
9	S1 ³	I	Select input, bit 1. See <i>Select Input Decoding table for P3P623S09A/B</i> for more details
10	CLKB3 ²	O	Buffered clock Bank B output ⁴
11	CLKB4 ²	O	Buffered clock Bank B output ⁴
12	GND	P	Ground
13	VDD	P	3.3V supply
14	CLKA3 ²	O	Buffered clock Bank A output ⁴
15	CLKA4 ²	O	Buffered clock Bank A output ⁴
16	CLKOUT ²	O	Buffered clock output. Internal feedback on this pin.

Notes:

1. Weak pull down
2. Weak pull-down on all outputs
3. Weak pull-up on these Inputs
4. Buffered clock output is Timing-Safe™

P3P623S05A/B and P3P623S09A/B

Select Input Decoding table for P3P623S09A/B

S2	S1	CLK A1 - A4	CLK B1 - B4	CLKOUT ¹	Output Source	PLL Shut-Down
0	0	Three-state	Three-state	Driven	PLL	N
0	1	Driven	Three-state	Driven	PLL	N
1	0	Driven	Driven	Driven	Reference	Y
1	1	Driven	Driven	Driven	PLL	N

Note1: This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and the Output

Spread Spectrum Control and Input-Output Skew Table

Frequency (MHz)	Device	Deviation (±%)	Input-Output Skew (±T _{SKEW})
32	P3P623S05A / 09A	0.25	0.125
	P3P623S05B / 09B	0.5	0.25

Note: T_{SKEW} is measured in units of the Clock Period

Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
VDD	Supply Voltage to Ground Potential	-0.5 to +4.6	V
VIN	DC Input Voltage (CLKIN)	-0.5 to +7	
T _{STG}	Storage temperature	-65 to +125	°C
T _s	Max. Soldering Temperature (10 sec)	260	°C
T _J	Junction Temperature	150	°C
T _{DV}	Static Discharge Voltage (As per JEDEC STD22- A114-B)	2	KV

Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.

Operating Conditions

Parameter	Description	Min	Max	Unit
VDD	Supply Voltage	3.0	3.6	V
T _A	Operating Temperature (Ambient Temperature)	-40	+85	°C
C _L	Load Capacitance		30	pF
C _{IN}	Input Capacitance		7	pF

P3P623S05A/B and P3P623S09A/B

Electrical Characteristics

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V_{IL}	Input LOW Voltage ⁵				0.8	V
V_{IH}	Input HIGH Voltage ⁵		2.0			V
I_{IL}	Input LOW Current	$V_{IN} = 0V$			50	μA
I_{IH}	Input HIGH Current	$V_{IN} = V_{DD}$			100	μA
V_{OL}	Output LOW Voltage ⁶	$I_{OL} = 8mA$			0.4	V
V_{OH}	Output HIGH Voltage ⁶	$I_{OH} = -8mA$	2.4			V
I_{DD}	Supply Current	Unloaded outputs		15		mA
Z_o	Output Impedance			23		Ω

Notes: 5. CLKIN input has a threshold voltage of $V_{DD}/2$
6. Parameter is guaranteed by design and characterization. Not 100% tested in production.

Switching Characteristics


Parameter	Test Conditions	Min	Typ	Max	Unit
Input Frequency		20		50	MHz
Output Frequency	30pF load	20		50	MHz
Duty Cycle ^{7,8} = $(t_2 / t_1) * 100$	Measured at $V_{DD}/2$	40	50	60	%
Output Rise Time ^{7,8}	Measured between 0.8V and 2.0V			2.5	nS
Output Fall Time ^{7,8}	Measured between 2.0V and 0.8V			2.5	nS
Output-to-output skew ^{7,8}	All outputs equally loaded			250	pS
Delay, CLKIN Rising Edge to CLKOUT Rising Edge ⁸	Measured at $V_{DD} / 2$			± 350	pS
Device-to-Device Skew ⁸	Measured at $V_{DD}/2$ on the CLKOUT pins of the device			700	pS
Cycle-to-Cycle Jitter ^{7,8}	Loaded outputs			± 200	pS
PLL Lock Time ⁸	Stable power supply, valid clock presented on CLKIN pin			1.0	mS

Notes: 7. All parameters specified with 30pF loaded outputs.
8. Parameter is guaranteed by design and characterization. Not 100% tested in production.


P3P623S05A/B and P3P623S09A/B

Switching Waveforms


Duty Cycle Timing




All Outputs Rise/Fall Time



Output - Output Skew




Input - Output Propagation Delay




P3P623S05A/B and P3P623S09A/B


Device - Device Skew





Input - Output Skew



Test Circuit




Typical example of Timing-Safe™ waveform



P3P623S05A/B and P3P623S09A/B

Package Information


8-lead TSSOP (4.40-MM Body)



Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
A		0.043		1.10
A1	0.002	0.006	0.05	0.15
A2	0.033	0.037	0.85	0.95
B	0.008	0.012	0.19	0.30
c	0.004	0.008	0.09	0.20
D	0.114	0.122	2.90	3.10
E	0.169	0.177	4.30	4.50
e	0.026 BSC		0.65 BSC	
H	0.252 BSC		6.40 BSC	
L	0.020	0.028	0.50	0.70
θ	0°	8°	0°	8°

P3P623S05A/B and P3P623S09A/B

16-lead TSSOP (4.40-MM Body)




Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
A		0.043		1.20
A1	0.002	0.006	0.05	0.15
A2	0.031	0.041	0.80	1.05
B	0.007	0.012	0.19	0.30
C	0.004	0.008	0.09	0.20
D	0.193	0.201	4.90	5.10
E	0.169	0.177	4.30	4.50
e	0.026 BSC		0.65 BSC	
H	0.252 BSC		6.40 BSC	
L	0.020	0.030	0.50	0.75
θ	0°	8°	0°	8°

P3P623S05A/B and P3P623S09A/B

Ordering Code

Ordering Code	Marking	Package Type	Temperature
P3P623S05BG-08TR	ADQ	8-pin 4.4-mm TSSOP – Tape & Reel, Green	0°C to +70°

A "microdot" placed at the end of last row of marking or just below the last row toward the center of package indicates Pb-free

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. U.S. Patent Pending; Timing-Safe and Active Bead are trademarks of PulseCore Semiconductor, a wholly owned subsidiary of ON Semiconductor. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free
USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free
USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855
Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website:
www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your
local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[ON Semiconductor:](#)

[P3P623S05BG-08TR](#)