


FEATURES

- 1-of-4 Bidirectional Translating Switches
- I²C Bus and SMBus Compatible
- Four Active-Low Interrupt Inputs
- Active-Low Interrupt Output
- Active-Low Reset Input
- Two Address Pins, Allowing up to Four Devices on the I²C Bus
- Channel Selection Via I²C Bus, In Any Combination
- Power Up With All Switch Channels Deselected
- Low R_{ON} Switches
- Allows Voltage-Level Translation Between 1.8-V, 2.5-V, 3.3-V, and 5-V Buses
- No Glitch on Power Up
- Supports Hot Insertion
- Low Standby Current
- Operating Power-Supply Voltage Range of 2.3 V to 5.5 V
- 5.5-V Tolerant Inputs
- 0 to 400-kHz Clock Frequency
- Latch-Up Performance Exceeds 100 mA Per JESD 78
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



DESCRIPTION/ORDERING INFORMATION

The PCA9545A is a quad bidirectional translating switch controlled via the I²C bus. The SCL/SDA upstream pair fans out to four downstream pairs, or channels. Any individual SC_n/SD_n channel or combination of channels can be selected, determined by the contents of the programmable control register. Four interrupt inputs (INT₃–INT₀), one for each of the downstream pairs, are provided. One interrupt (INT) output acts as an AND of the four interrupt inputs.

An active-low reset ($\overline{\text{RESET}}$) input allows the PCA9545A to recover from a situation in which one of the downstream I²C buses is stuck in a low state. Pulling $\overline{\text{RESET}}$ low resets the I²C state machine and causes all the channels to be deselected, as does the internal power-on reset function.

The pass gates of the switches are constructed such that the V_{CC} pin can be used to limit the maximum high voltage, which will be passed by the PCA9545A. This allows the use of different bus voltages on each pair, so that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts, without any additional protection. External pullup resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5.5-V tolerant.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PCA9545A

4-CHANNEL I²C AND SMBus SWITCH

WITH INTERRUPT LOGIC AND RESET FUNCTIONS

SCPS147C–OCTOBER 2005–REVISED OCTOBER 2006


DESCRIPTION/ORDERING INFORMATION (CONTINUED)

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	QFN – RGW	Reel of 3000	PCA9545ARGWR	PD545A
	QFN – RGY	Reel of 1000	PCA9545ARGYR	PD545A
	SOIC – DW	Tube of 25	PCA9545ADW	PCA9545A
		Reel of 2000	PCA9545ADWR	
		Reel of 250	PCA9545ADWT	PCA9545A
	TSSOP – PW	Tube of 70	PCA9545APW	PD545A
			PCA9545APWE4	
		Reel of 2000	PCA9545APWR	PD545A
			PCA9545APWRE4	
		Reel of 250	PCA9545APWT	PD545A
			PCA9545APWTE4	
	TVSOP – DGV	Reel of 2000	PCA9545ADGVR	PD545A
		Reel of 250	PCA9545ADGVT	
	VFBGA – GQN	Reel of 1000	PCA9545AGQNR	PD545A
	VFBGA – ZQN (Pb-free)	Reel of 1000	PCA9545AZQNR	PD545A

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

**GQN OR ZQN PACKAGE
(TOP VIEW)**



TERMINAL ASSIGNMENTS

	1	2	3	4
A	A1	A0	V _{CC}	SDA
B	INT0	INT	RESET	SCL
C	SC0	SD0	SD3	SC3
D	SD1	SC2	INT1	INT3
E	GND	SC1	INT2	SD2

TERMINAL FUNCTIONS

NO.			NAME	DESCRIPTION
DGV, DW, PW, AND RGY	RGW	GQN AND ZQN		
1	19	A2	A0	Address input 0. Connect directly to V _{CC} or ground.
2	20	A1	A1	Address input 1. Connect directly to V _{CC} or ground.
3	1	B3	RESET	Active-low reset input. Connect to V _{CC} through a pullup resistor, if not used.
4	2	B1	INT0	Active-low interrupt input 0. Connect to V _{CC} through a pullup resistor.
5	3	C2	SD0	Serial data 0. Connect to V _{CC} through a pullup resistor.
6	4	C1	SC0	Serial clock 0. Connect to V _{CC} through a pullup resistor.
7	5	D3	INT1	Active-low interrupt input 1. Connect to V _{CC} through a pullup resistor.
8	6	D1	SD1	Serial data 1. Connect to V _{CC} through a pullup resistor.
9	7	E2	SC1	Serial clock 1. Connect to V _{CC} through a pullup resistor.
10	8	E1	GND	Ground
11	9	E3	INT2	Active-low interrupt input 2. Connect to V _{CC} through a pullup resistor.
12	10	E4	SD2	Serial data 2. Connect to V _{CC} through a pullup resistor.
13	11	D2	SC2	Serial clock 2. Connect to V _{CC} through a pullup resistor.
14	12	D4	INT3	Active-low interrupt input 3. Connect to V _{CC} through a pullup resistor.
15	13	C3	SD3	Serial data 3. Connect to V _{CC} through a pullup resistor.
16	14	C4	SC3	Serial clock 3. Connect to V _{CC} through a pullup resistor.
17	15	B2	INT	Active-low interrupt output. Connect to V _{CC} through a pullup resistor.
18	16	B4	SCL	Serial clock line. Connect to V _{CC} through a pullup resistor.
19	17	A4	SDA	Serial data line. Connect to V _{CC} through a pullup resistor.
20	18	A3	V _{CC}	Supply power


PCA9545A

4-CHANNEL I²C AND SMBus SWITCH

WITH INTERRUPT LOGIC AND RESET FUNCTIONS

SCPS147C—OCTOBER 2005—REVISED OCTOBER 2006

BLOCK DIAGRAM



Pin numbers shown are for DGV, DW, PW, and RGY packages.

Device Address

Following a start condition, the bus master must output the address of the slave it is accessing. The address of the PCA9545A is shown in [Figure 1](#). To conserve power, no internal pullup resistors are incorporated on the hardware-selectable address pins, and they must be pulled high or low.




Figure 1. PCA9545A Address

The last bit of the slave address defines the operation to be performed. When set to a logic 1, a read is selected, while a logic 0 selects a write operation.

Control Register

Following the successful acknowledgment of the slave address, the bus master sends a byte to the PCA9545A, which is stored in the control register (see [Figure 2](#)). If multiple bytes are received by the PCA9545A, it saves the last byte received. This register can be written and read via the I²C bus.




Figure 2. Control Register

Control Register Definition

One or several SCn/SDn downstream pairs, or channels, are selected by the contents of the control register (see [Table 1](#)). After the PCA9545A has been addressed, the control register is written. The four LSBs of the control byte are used to determine which channel or channels are to be selected. When a channel is selected, the channel becomes active after a stop condition has been placed on the I²C bus. This ensures that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition must occur always right after the acknowledge cycle.

PCA9545A

4-CHANNEL I²C AND SMBus SWITCH

WITH INTERRUPT LOGIC AND RESET FUNCTIONS

SCPS147C–OCTOBER 2005–REVISED OCTOBER 2006

Table 1. Control Register Write (Channel Selection), Control Register Read (Channel Status)⁽¹⁾

INT3	INT2	INT1	INT0	D3	B2	B1	B0	COMMAND
X	X	X	X	X	X	X	0	Channel 0 disabled
							1	Channel 0 enabled
X	X	X	X	X	X	0	X	Channel 1 disabled
						1		Channel 1 enabled
X	X	X	X	X	0	X	X	Channel 2 disabled
					1			Channel 2 enabled
X	X	X	X	0	X	X	X	Channel 3 disabled
				1				Channel 3 enabled
0	0	0	0	0	0	X	0	No channel selected, power-up/reset default state

(1) Several channels can be enabled at the same time. For example, B3 = 0, B2 = 1, B1 = 1, B0 = 0 means that channels 0 and 3 are disabled, and channels 1 and 2 are enabled. Care should be taken not to exceed the maximum bus capacity.

Interrupt Handling

The PCA9545A provides four interrupt inputs (one for each channel) and one open-drain interrupt output (see [Table 2](#)). When an interrupt is generated by any device, it is detected by the PCA9545A and the interrupt output is driven low. The channel does not need to be active for detection of the interrupt. A bit also is set in the control register.

Bits 4–7 of the control register correspond to channels 0–3 of the PCA9545A, respectively. Therefore, if an interrupt is generated by any device connected to channel 1, the state of the interrupt inputs is loaded into the control register when a read is accomplished. Likewise, an interrupt on any device connected to channel 0 would cause bit 4 of the control register to be set on the read. The master then can address the PCA9545A and read the contents of the control register to determine which channel contains the device generating the interrupt. The master then can reconfigure the PCA9545A to select this channel and locate the device generating the interrupt and clear it.

It should be noted that more than one device can provide an interrupt on a channel, so it is up to the master to ensure that all devices on a channel are interrogated for an interrupt.

The interrupt inputs can be used as general-purpose inputs if the interrupt function is not required.

If unused, interrupt input(s) must be connected to V_{CC}.

Table 2. Control Register Read (Interrupt)⁽¹⁾

INT3	INT2	INT1	INT0	D3	B2	B1	B0	COMMAND
X	X	X	0	X	X	X	X	No interrupt on channel 0
			1					Interrupt on channel 0
X	X	0	X	X	X	X	X	No interrupt on channel 1
		1						Interrupt on channel 1
X	0	X	X	X	X	X	X	No interrupt on channel 2
	1							Interrupt on channel 2
0	X	X	X	X	X	X	X	No interrupt on channel 3
1								Interrupt on channel 3

(1) Several interrupts can be active at the same time. For example, INT3 = 0, INT2 = 1, INT1 = 1, INT0 = 0 means that there is no interrupt on channels 0 and 3, and there is interrupt on channels 1 and 2.

RESET Input

The $\overline{\text{RESET}}$ input can be used to recover the PCA9545A from a bus-fault condition. The registers and the I²C state machine within this device initialize to their default states if this signal is asserted low for a minimum of t_{WL} . All channels also are deselected in this case. $\overline{\text{RESET}}$ must be connected to V_{CC} through a pullup resistor.

Power-On Reset

When power is applied to V_{CC} , an internal power-on reset holds the PCA9545A in a reset condition until V_{CC} has reached V_{POR} . At this point, the reset condition is released and the PCA9545A registers and I²C state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter, V_{CC} must be lowered below 0.2 V to reset the device.

Voltage Translation

The pass-gate transistors of the PCA9545A are constructed such that the V_{CC} voltage can be used to limit the maximum voltage that is passed from one I²C bus to another.

Figure 3 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using data specified in the *electrical characteristics* section of this data sheet). In order for the PCA9545A to act as a voltage translator, the V_{pass} voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V, V_{pass} must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Figure 3, $V_{\text{pass}}(\text{max})$ is at 2.7 V when the PCA9545A supply voltage is 3.5 V or lower, so the PCA9545A supply voltage could be set to 3.3 V. Pullup resistors then can be used to bring the bus voltages to their appropriate levels (see Figure 13).




Figure 3. V_{pass} Voltage vs V_{CC}

I²C Interface

The I²C bus is for two-way two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pullup resistor when connected to the output stages of a device. Data transfer can be initiated only when the bus is not busy.

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high period of the clock pulse, as changes in the data line at this time are interpreted as control signals (see Figure 4).




Figure 4. Bit Transfer

Both data and clock lines remain high when the bus is not busy. A high-to-low transition of the data line while the clock is high is defined as the start condition (S). A low-to-high transition of the data line while the clock is high is defined as the stop condition (P) (see Figure 5).




Figure 5. Definition of Start and Stop Conditions

A device generating a message is a transmitter; a device receiving a message is the receiver. The device that controls the message is the master, and the devices that are controlled by the master are the slaves (see Figure 6).




Figure 6. System Configuration

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge (ACK) bit. The transmitter must release the SDA line before the receiver can send an ACK bit.

When a slave receiver is addressed, it must generate an ACK after the reception of each byte. Also, a master must generate an ACK after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 7). Setup and hold times must be taken into account.




Figure 7. Acknowledgment on the I²C Bus

A master receiver must signal an end of data to the transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a stop condition.

Data is transmitted to the PCA9545A control register using the write mode shown in Figure 8.




Figure 8. Write Control Register

Data is read from the PCA9545A control register using the read mode shown in Figure 9.




Figure 9. Read Control Register

PCA9545A

4-CHANNEL I²C AND SMBus SWITCH

WITH INTERRUPT LOGIC AND RESET FUNCTIONS

SCPS147C–OCTOBER 2005–REVISED OCTOBER 2006

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Supply voltage range	−0.5	7	V
V _I	Input voltage range ⁽²⁾	−0.5	7	V
I _I	Input current		±20	mA
I _O	Output current		±25	mA
	Continuous current through V _{CC}		±100	mA
	Continuous current through GND		±100	mA
θ _{JA}	Package thermal impedance ⁽³⁾	DTV package	92	°C/W
		DW package	58	
		GQN/ZQN package	78	
		PW package	83	
		RGW package	TBD	
		RGY package	47	
P _{tot}	Total power dissipation		400	mW
T _{stg}	Storage temperature range	−65	150	°C
T _A	Operating free-air temperature range	−40	85	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	5.5	V
V _{IH}	High-level input voltage	SCL, SDA	0.7 × V _{CC}	6
		A1, A0, $\overline{\text{INT3}}$ – $\overline{\text{INT0}}$, RESET	0.7 × V _{CC}	V _{CC} + 0.5
V _{IL}	Low-level input voltage	SCL, SDA	−0.5	0.3 × V _{CC}
		A1, A0, $\overline{\text{INT3}}$ – $\overline{\text{INT0}}$, RESET	−0.5	0.3 × V _{CC}
T _A	Operating free-air temperature	−40	85	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS		V _{CC}	MIN		TYP ⁽¹⁾	MAX	UNIT
V _{POR}	Power-on reset voltage ⁽²⁾		No load, V _I = V _{CC} or GND		V _{POR}	1.6		2.1		V
V _{pass}	Switch output voltage		V _{SWin} = V _{CC} , I _{SWout} = −100 μA		5 V	3.6				V
					4.5 V to 5.5 V	2.6		4.5		
					3.3 V	1.9				
					3 V to 3.6 V	1.6		2.8		
					2.5 V	1.5				
					2.3 V to 2.7 V	1.1		2		
I _{OH}	INT		V _O = V _{CC}		2.3 V to 5.5 V		10		μA	
I _{OL}	SCL, SDA		V _{OL} = 0.4 V		2.3 V to 5.5 V	3		7	mA	
			V _{OL} = 0.6 V			6		10		
	INT		V _{OL} = 0.4 V			3				
I _I	SCL, SDA		V _I = V _{CC} or GND		2.3 V to 5.5 V			±1	μA	
	SC3–SC0, SD3–SD0							±1		
	A1, A0							±1		
	INT3–INT0							±1		
	RESET							±1		
I _{CC}	Operating mode	f _{SCL} = 100 kHz	V _I = V _{CC} or GND, I _O = 0		5.5 V	3		12	μA	
					3.6 V	3		11		
					2.7 V	3		10		
	Standby mode	Low inputs	V _I = GND, I _O = 0		5.5 V	0.3		1		
					3.6 V	0.1		1		
					2.7 V	0.1		1		
		High inputs	V _I = V _{CC} , I _O = 0		5.5 V	0.3		1		
					3.6 V	0.1		1		
					2.7 V	0.1		1		
ΔI _{CC}	Supply-current change		INT3–INT0	2.3 V to 5.5 V		8		15	μA	
						8		15		
	SCL, SDA		8			15				
			8			15				
C _i	A1, A0		V _I = V _{CC} or GND		2.3 V to 5.5 V	4.5		6	pF	
	INT3–INT0					4.5		6		
	RESET					4.5		5.5		
C _{io(OFF)} ⁽³⁾	SCL, SDA		V _I = V _{CC} or GND, Switch OFF		2.3 V to 5.5 V	15		19	pF	
	SC3–SC0, SD3–SD0					6		8		
R _{ON}	Switch on-state resistance		V _O = 0.4 V, I _O = 15 mA		4.5 V to 5.5 V	4		9	16	Ω
					3 V to 3.6 V	5		11	20	
			V _O = 0.4 V, I _O = 10 mA		2.3 V to 2.7 V	7		16	45	

(1) All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V V_{CC}), T_A = 25°C.

(2) The power-on reset circuit resets the I²C bus logic with V_{CC} < V_{POR}. V_{CC} must be lowered to 0.2 V to reset the device.

(3) C_{io(ON)} depends on the device capacitance and load that is downstream from the device.

PCA9545A

4-CHANNEL I²C AND SMBus SWITCH

WITH INTERRUPT LOGIC AND RESET FUNCTIONS

SCPS147C–OCTOBER 2005–REVISED OCTOBER 2006

I²C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 10](#))

			STANDARD MODE I ² C BUS		FAST MODE I ² C BUS		UNIT
			MIN	MAX	MIN	MAX	
f _{scl}	I ² C clock frequency		0	100	0	400	kHz
t _{sch}	I ² C clock high time		4		0.6		μs
t _{scl}	I ² C clock low time		4.7		1.3		μs
t _{sp}	I ² C spike time			50		50	ns
t _{sds}	I ² C serial-data setup time		250		100		ns
t _{sdh}	I ² C serial-data hold time		0 ⁽¹⁾		0 ⁽¹⁾		μs
t _{icr}	I ² C input rise time			1000	20 + 0.1C _b ⁽²⁾	300	ns
t _{icf}	I ² C input fall time			300	20 + 0.1C _b ⁽²⁾	300	ns
t _{ocf}	I ² C output fall time	10-pF to 400-pF bus		300	20 + 0.1C _b ⁽²⁾	300	ns
t _{buf}	I ² C bus free time between stop and start		4.7		1.3		μs
t _{sts}	I ² C start or repeated start condition setup		4.7		0.6		μs
t _{sth}	I ² C start or repeated start condition hold		4		0.6		μs
t _{sps}	I ² C stop condition setup		4		0.6		μs
t _{vdL(Data)}	Valid-data time (high to low) ⁽³⁾	SCL low to SDA output low valid		1		1	μs
t _{vdH(Data)}	Valid-data time (low to high) ⁽³⁾	SCL low to SDA output high valid		0.6		0.6	μs
t _{vd(ack)}	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1		1	μs
C _b	I ² C bus capacitive load			400		400	pF

(1) A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to as the V_{IH} min of the SCL signal), in order to bridge the undefined region of the falling edge of SCL.

(2) C_b = total bus capacitance of one bus line in pF

(3) Data taken using a 1-kΩ pullup resistor and 50-pF load (see [Figure 10](#))

Switching Characteristics

over recommended operating free-air temperature range, C_L ≤ 100 pF (unless otherwise noted) (see [Figure 12](#))

PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
t _{pd} ⁽¹⁾	Propagation delay time	SDA or SCL	SDn or SCn		0.3	ns
					1	
t _{iv}	Interrupt valid time ⁽²⁾	INT _n	INT		4	μs
t _{ir}	Interrupt reset delay time ⁽²⁾	INT _n	INT		2	μs

(1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

(2) Data taken using a 4.7-kΩ pullup resistor and 100-pF load (see [Figure 12](#))


Interrupt and Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 12](#))


PARAMETER		MIN	MAX	UNIT
t _{PWRL}	Low-level pulse duration rejection of $\overline{\text{INTn}}$ inputs	1		μs
t _{PWRH}	High-level pulse duration rejection of $\overline{\text{INTn}}$ inputs	0.5		μs
t _{WL}	Pulse duration, $\overline{\text{RESET}}$ low	6		ns
t _{rst} ⁽¹⁾	$\overline{\text{RESET}}$ time (SDA clear)		500	ns
t _{REC(STA)}	Recovery time from $\overline{\text{RESET}}$ to start	0		ns

- (1) t_{rst} is the propagation delay measured from the time the $\overline{\text{RESET}}$ pin is first asserted low to the time the SDA pin is asserted high, signaling a stop condition. It must be a minimum of t_{WL}.


PARAMETER MEASUREMENT INFORMATION



I²C PORT LOAD CONFIGURATION



BYTE	DESCRIPTION
1	I ² C address + R/ \overline{W}
2	Control register data



VOLTAGE WAVEFORMS

- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r/t_f = 30$ ns.
- C. The outputs are measured one at a time, with one transition per measurement.

Figure 10. I²C Interface Load Circuit, Byte Descriptions, and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)






Figure 11. Reset Timing



INTERRUPT LOAD CONFIGURATION



- A. C_L includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r/t_f = 30 \text{ ns}$.

Figure 12. Interrupt Load Circuit and Voltage Waveforms

PCA9545A


4-CHANNEL I²C AND SMBus SWITCH

WITH INTERRUPT LOGIC AND RESET FUNCTIONS

SCPS147C–OCTOBER 2005–REVISED OCTOBER 2006

APPLICATION INFORMATION

Figure 13 shows an application in which the PCA9545A can be used.



- A. If the device generating the interrupt has an open-drain output structure or can be 3-stated, a pullup resistor is required. If the device generating the interrupt has a totem-pole output structure and cannot be 3-stated, a pullup resistor is not required. The interrupt inputs should not be left floating.
- B. Pin numbers shown are for DGV, DW, PW, and RGY packages.

Figure 13. Typical Application

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PCA9545ADGVRG4	OBSOLETE	TVSOP	DGV	20		TBD	Call TI	Call TI	-40 to 85		
PCA9545ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9545A	Samples
PCA9545ADWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9545A	Samples
PCA9545ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9545A	Samples
PCA9545ADWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9545A	Samples
PCA9545AGQNR	OBSOLETE	BGA MICROSTAR JUNIOR	GQN	20		TBD	Call TI	Call TI	-40 to 85	PD545A	
PCA9545APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD545A	Samples
PCA9545APWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD545A	Samples
PCA9545APWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD545A	Samples
PCA9545APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD545A	Samples
PCA9545APWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD545A	Samples
PCA9545APWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD545A	Samples
PCA9545APWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD545A	Samples
PCA9545APWTE4	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD545A	Samples
PCA9545APWTG4	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD545A	Samples
PCA9545ARGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PD545A	Samples
PCA9545ARGYRG4	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PD545A	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PCA9545AZQNR	ACTIVE	BGA MICROSTAR JUNIOR	ZQN	20	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	PD545A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9545ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
PCA9545APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
PCA9545APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
PCA9545ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
PCA9545AZQNR	BGA MICROSTAR JUNIOR	ZQN	20	1000	330.0	12.4	3.3	4.3	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9545ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
PCA9545APWR	TSSOP	PW	20	2000	367.0	367.0	38.0
PCA9545APWT	TSSOP	PW	20	250	367.0	367.0	38.0
PCA9545ARGYR	VQFN	RGY	20	3000	367.0	367.0	35.0
PCA9545AZQNR	BGA MICROSTAR JUNIOR	ZQN	20	1000	338.1	338.1	20.6

GQN (R-PBGA-N20)


PLASTIC BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MO-285 variation BC-2.
 - D. This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.

ZQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY



4204492/C 06/2007

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MO-285 variation BC-2.
 - D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).

DW (R-PDSO-G20)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - D. Falls within JEDEC MS-013 variation AC.

DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Refer to IPC7351 for alternate board design.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



4040064-5/G 02/11



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE


Example Board Layout

Based on a stencil thickness
of .127mm (.005inch).



Example
Non Soldermask Defined Pad

Example
Solder Mask Opening
(See Note F)



4211284-5/F 12/12

NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

RGY (R-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - QFN (Quad Flatpack No-Lead) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
 - Package complies to JEDEC MO-241 variation BA.

RGY (R-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206353-4/0 11/11

NOTE: All linear dimensions are in millimeters

RGY (R-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com