

Dual JK flip-flop with set and reset; positive-edge trigger 74LVC109

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with JEDEC standard no. 8-1A.
- Inputs accept voltages upto 5.5 V
- CMOS low power consumption
- Direct interface with TTL levels
- Output capability: standard
- I_{CC} category: flip-flops

DESCRIPTION

The 74LVC109 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT109.

The 74LVC109 is a dual positive-edge triggered JK-type flip-flop featuring individual J, \bar{K} inputs, clock (CP) inputs, set (\bar{S}_D) and reset (\bar{R}_D) inputs; also complementary Q and \bar{Q} outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input.

The J and \bar{K} inputs control the state changes of the flip-flops as described in the mode select function table.

The J and \bar{K} inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

The JK design allows operation as a D-type flip-flop by tying the J and \bar{K} inputs together.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f ≤ 2.5 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay nCP to nQ, n \bar{Q}	C _L = 15 pF V _{CC} = 3.3 V	4.0	ns
	n \bar{S}_D to nQ, n \bar{Q}		4.5	
	n \bar{R}_D to nQ, n \bar{Q}		4.5	
f _{max}	maximum clock frequency		250	MHz
C _I	input capacitance		5.0	pF
C _{PD}	power dissipation capacitance per flip-flop	notes 1 and 2	27	pF

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 ∑ (C_L × V_{CC}² × f_o) = sum of outputs.
2. The condition is V_I = GND to V_{CC}.

ORDERING INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LVC109D	16	SO	plastic	SOT109-1
74LVC109DB	16	SSOP	plastic	SOT338-1
74LVC109PW	16	TSSOP	plastic	SOT403-1

PINNING

PIN	SYMBOL	NAME AND FUNCTION
1, 15	1 \bar{R}_D , 2 \bar{R}_D	asynchronous reset input (active LOW)
2, 14, 3, 13	1J, 2J, 1 \bar{K} , 2 \bar{K}	synchronous inputs; flip-flops 1 and 2
4, 12	1CP, 2CP	clock input (LOW-to-HIGH, edge-triggered)
5, 11	1 \bar{S}_D , 2 \bar{S}_D	asynchronous set inputs (active LOW)
6, 10	1Q, 2Q	true flip-flop outputs
7, 9	1 \bar{Q} , 2 \bar{Q}	complement flip-flop outputs
8	GND	ground (0 V)
16	V _{CC}	positive supply voltage

Dual JK flip-flop with set and reset; positive-edge trigger

74LVC109




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3. IEC logic symbol.




Fig.4 Functional diagram.




Fig.5 Logic diagram.

Dual JK flip-flop with set and reset; positive-edge trigger

74LVC109

FUNCTION TABLE

OPERATING MODES	INPUTS					OUTPUTS	
	\overline{nS}_D	\overline{nR}_D	nCP	nJ	\overline{nK}	nQ	\overline{nQ}
asynchronous set	L	H	X	X	X	H	L
asynchronous reset	H	L	X	X	X	L	H
undetermined	L	L	X	X	X	H	H
toggle	H	H	↑	h	l	\overline{q}	q
load "0" (reset)	H	H	↑	l	l	L	H
load "1" (set)	H	H	↑	h	h	H	L
hold "no change"	H	H	↑	l	h	q	\overline{q}

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

l = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition.

X = don't care

↑ = LOW-to-HIGH CP transition

DC CHARACTERISTICS FOR 74LVC109

For the DC characteristics see chapter "LVC family characteristics", section "Family specifications".

Output capability: standard

 I_{CC} category: flip-flops

AC CHARACTERISTICS FOR 74LVC109

GND = 0 V; $t_r = t_f \leq 2.5$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)			UNIT	TEST CONDITIONS	
		-40 to +85				V_{CC} (V)	WAVEFORMS
		MIN.	TYP.	MAX.			
t_{PHL}/t_{PLH}	propagation delay nCP to nQ, \overline{nQ}	-	-	-	ns	1.2 2.7 3.0 to 3.6	Figs 6, 8
t_{PLH}	propagation delay \overline{nS}_D to nQ \overline{nR}_D to \overline{nQ}	-	-	-	ns	1.2 2.7 3.0 to 3.6	Figs 7, 8
t_{PHL}	propagation delay \overline{nS}_D to \overline{nQ} \overline{nR}_D to nQ	-	-	-	ns	1.2 2.7 3.0 to 3.6	Figs 7, 8

Notes: All typical values are measured at $T_{amb} = 25$ °C.* Typical values are measured at $V_{CC} = 3.3$ V.

Dual JK flip-flop with set and reset; positive-edge trigger

74LVC109

AC CHARACTERISTICS FOR 74LVC109 (Continued)

GND = 0 V; $t_r = t_f \leq 2.5$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T _{amb} (°C)			UNIT	TEST CONDITIONS	
		-40 to +85				V _{CC} (V)	WAVEFORMS
		MIN.	TYP.	MAX.			
t _w	clock pulse width HIGH or LOW	— 3.3	— 2.0*	— —	ns	2.7 3.0 to 3.6	Fig.6
t _w	set or reset pulse width HIGH or LOW	— 3.0	— —	— —	ns	2.7 3.0 to 3.6	Fig.7
t _{rem}	removal time nS _D , nR _D to nCP	— — 3.0	— — —	— — —	ns	1.2 2.7 3.0 to 3.6	Fig.7
t _{su}	set-up time nJ, nK to nCP	— — 2.5	— — —	— — —	ns	1.2 2.7 3.0 to 3.6	Fig.6
t _h	hold time nJ, nK to nCP	— — 2.0	— — —	— — —	ns	1.2 2.7 3.0 to 3.6	Fig.6
f _{max}	maximum clock pulse frequency	— 150	— 225*	— —	MHz	2.7 3.0 to 3.6	Fig.6

Notes: All typical values are measured at T_{amb} = 25 °C.* Typical values are measured at V_{CC} = 3.3 V.

AC WAVEFORMS




Fig.6 Waveforms showing the clock (nCP) to output (nQ, nQ-bar) propagation delays, the clock pulse width, the nJ, nK to nCP set-up, the nCP to nJ, nK hold times and the maximum clock pulse frequency.

Note to Fig.6: The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig.7 Waveforms showing the set (nS-bar_D) and reset (nR-bar_D) input to output (nQ, nQ-bar) propagation delays, the set and reset pulse widths and the nR-bar_D, nS-bar_D to nCP removal time.

- Notes:
- (1) $V_M = 1.5 \text{ V}$ at $V_{CC} \geq 2.7 \text{ V}$
 $V_M = 0.5 \cdot V_{CC}$ at $V_{CC} < 2.7 \text{ V}$
 - (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load




Fig.8 Load circuitry for switching times.