## **Logic Products**

#### **FEATURES**

- 8-bit transparent latch '373
- · 8-bit positive, edge-triggered register - '374
- 3-State output buffers
- Common 3-State Output Enable
- Independent register and 3-State buffer operation

## **DESCRIPTION**

The '373 is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Latch Enable (E) and Output Enable ( OE) control gates.

## 74LS373, 74LS374, S373, **S374** Latches/Flip-Flops

'373 Octal Transparent Latch With 3-State Outputs '374 Octal D Flip-Flop With 3-State Outputs **Product Specification** 

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS373	19ns	24mA
74S373	10ns	105mA
74LS374	19ns	27mA
74S374	8ns	116mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$ ; $T_A = 0$ °C to $+70$ °C			
Plastic DIP	N74LS373N, N74S373N, N74LS374N, N74S374N			
Plastic SOL-20	N74LS373D, N74S373D, N74LS374D, N74S374D			

#### NOTE:


For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	748	74LS
All	Inputs	1Sul	1LSul
All	Outputs	10Sul	30LSul

Where a 74S unit load (Sul) is 50µA I<sub>iH</sub> and - 2.0mA I<sub>IL</sub>, and a 74LS unit load (LSul) is 20µA I<sub>IH</sub> and -0.4mA


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/EC)



853-0480 81500 5-527 December 4, 1985

## 74LS373, 74LS374, S373, S374

The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is HIGH. The latch remains transparent to the data inputs while E is HIGH, and stores the data present one set-up time before the HIGH-to-LOW enable transition. The enable gate has hysteresis built in to help minimize problems that signal and ground noise can cause on the latching operation.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active LOW Output Enable (OE) controls all eight 3-State buffers independent of the latch

operation. When  $\overline{\text{OE}}$  is LOW, the latched or transparent data appears at the outputs. When  $\overline{\text{OE}}$  is HIGH, the outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the bus.


The '374 is an 8-bit, edge-triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the Clock (CP) and Output Enable  $(\overline{OE})$  control gates.

The register is fully edge triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred


to the corresponding flip-flop's Q output. The clock buffer has hysteresis built in to help minimize problems that signal and ground noise can cause on the clocking operation.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active LOW Output Enable ( $\overline{OE}$ ) controls all eight 3-State buffers independent of the register operation. When  $\overline{OE}$  is LOW, the data in the register appears at the outputs. When  $\overline{OE}$  is HIGH, the outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the bus.

#### LOGIC DIAGRAM, '373



## LOGIC DIAGRAM, '374



#### **MODE SELECT — FUNCTION TABLE '373**

OPERATING MODES		INPUTS			OUTPUTS	
OPERATING MODES	ŌE	ŌE E		INTERNAL REGISTER	Q <sub>0</sub> - Q <sub>7</sub>	
Enable and read register	L L	H	L H	L H	L H	
Latch and read register	L L	L L	l h	L H	L H	
Latch register and disable outputs	H	L L	l h	L H	(Z) (Z)	

December 4, 1985

5-528

## 74LS373, 74LS374, S373, S374

## MODE SELECT - FUNCTION TABLE '374

	INPUTS			INTERNAL REGISTER	OUTPUTS
OPERATING MODES	OE CP D <sub>n</sub>		INTERNAL REGISTER	Q <sub>0</sub> - Q <sub>7</sub>	
Load and read register	L	<b>†</b>	l h	L H	L H
Load register and disable outputs	H	† †	l h	L H	(Z) (Z)

H = HIGH voltage level

#### ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	745	UNIT
V <sub>CC</sub>	Supply voltage	7.0	7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	-0.5 to +5.5	V
In	Input current	-30 to +1	-30 to +5	mA
Vout	Voltage applied to output in HIGH output state	-0.5 to +V <sub>CC</sub>	-0.5 to +V <sub>CC</sub>	٧
TA	Operating free-air temperature range	0 to	70	°C

## RECOMMENDED OPERATING CONDITIONS

		74LS						
	PARAMETER	Min	Nom	Max	Min	Nom	Max	UNIT
V <sub>CC</sub>	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
V <sub>IH</sub>	HIGH-level input voltage	2.0			2.0			>
V <sub>IL</sub>	LOW-level input voltage			+0.8			+0.8	V
I <sub>IK</sub>	Input clamp current			-18			-18	mA
ГОН	HIGH-level output current			-2.6			-6.5	mA
loL	LOW-level output current			24			20	mA
TA	Operating free-air temperature	0		70	0		70	°C

<sup>=</sup> HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition or HIGH-to-LOW OE transition

L = LOW voltage level

<sup>=</sup> LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition or HIGH-to-LOW OE transition

<sup>(</sup>Z) = HIGH impedance "off" state

↑ = LOW-to-LICE

| Owner |

<sup>=</sup> LOW-to-HIGH clock transition

## 74LS373, 74LS374, S373, S374

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	PARAMETER		TEST COMPLETIONS		74LS373, 374			74\$373, 374				
	TATAMETER		TEST CONDITIONS <sup>1</sup>			Min Typ <sup>2</sup>	Max	Min Ty		Max	UNIT	
$V_{OH}$	HIGH-level output voltage	V <sub>CC</sub> = MIN, \	VIH = MIN,	V <sub>IL</sub> = MAX, I <sub>OH</sub>	= MAX	2.4	3.1		2.4	3.1		V
VOL	LOW-level output voltage	$V_{CC} = MIN,$ $V_{IH} = MIN,$		I <sub>OL</sub> = MAX			0.35	0.5			0.5	٧
- 01		VIL = MAX		I <sub>OL</sub> = 12mA (	74LS)		0.25	0.4				V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN, I	ı = I <sub>IK</sub>				_	1.5			-1.2	V
lozh	Off-state output current,	V <sub>CC</sub> = MAX,	V = MIN	$V_0 = 2.7V$				20				μΑ
	HIGH-level voltage applied	ACC MINAX! AIH - MIIA		V <sub>O</sub> = 2.4V				, and			50	μΑ
lozL	Off-state output current,	V <sub>CC</sub> = MAX,	V = MIN	$V_{O} = 0.4V$				-20				μΑ
	LOW-level voltage applied	VCC - WIAX, VIH - WIII		$V_{O} = 0.5V$							-50	μΑ
l <sub>1</sub>	Input current at maximum	V <sub>CC</sub> = MAX		$V_1 = 7.0V$				0.1				mA
	input voltage			V <sub>1</sub> = 5.5V							1.0	mA
I <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_I = 2.7V$						20			50	μΑ
l <sub>II</sub>	LOW-level input current	V <sub>CC</sub> = MAX		$V_1 = 0.4V$				-0.4				mA
		100 111111		V <sub>I</sub> = 0.5V							-0.25	mA
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX				-30		-130	-40		-100	mA
			I <sub>CCZ</sub> (	DE = 4.5V	'LS373		24	40				mA
			I <sub>CCL</sub> Č	DE = 0V	'S373					105	160	mA
1	CC Supply current (total) $V_{CC} = MAX$		I <sub>CCZ</sub> C	DE = 4.5V	'LS374		27	40				mA
ICC			I inputs ounded	'S374					102	140	mA	
_			ICCZ CP		'S374					131	180	mA

#### NOTES:

## AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74	ILS	7-		
	PARAMETER	TEST CONDITIONS	C <sub>L</sub> = 45pF,	$R_L = 667\Omega$	C <sub>L</sub> = 15pF,	UNIT	
			Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 6, '374	35		75		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Latch enable to output	Waveform 1, '373		30 30	_	14 18	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to output	Waveform 4, '373		18 18		12 12	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Clock to output	Waveform 6, '374		28 28		15 17	ns
tpzH	Enable time to HIGH level	Waveform 2		28		15	ns
t <sub>PZL</sub>	Enable time to LOW level	Waveform 3, '373 '374		36 28		18 18	ns
t <sub>PHZ</sub>	Disable time from HIGH level	Waveform 2, C <sub>L</sub> = 5pF		20		9	ns
t <sub>PLZ</sub>	Disable time from LOW level	Waveform 3, C <sub>L</sub> = 5pF		25		12	ns

#### NOTE

Per industry convention, f<sub>MAX</sub> is the worst case value of the maximum device operating frequency with no constraints on t<sub>r</sub>, t<sub>f</sub>, pulse width or duty cycle.

December 4, 1985

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at  $V_{\rm CC}$  = 5V,  $T_{\rm A}$  = 25°C.

<sup>3.</sup> I<sub>OS</sub> is tested with V<sub>OUT</sub> = +0.5V and V<sub>CC</sub> = V<sub>CC</sub> MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

## 74LS373, 74LS374, S373, S374


# **AC WAVEFORMS** Waveform 2. 3-State Enable Time To High Level And Disable Time From High Level Waveform 1. Latch Enable To Output Delays And Latch Enable Pulse Width ŌĒ Waveform 4. Propagation Delay Data To Q Outputs Waveform 3. 3-State Enable Time To Low Level And Disable Time From Low Level WF06112S Waveform 6. Clock To Output Delays And Clock Pulse Width Waveform 5. Data Set-up And Hold Times t<sub>te</sub>(L) For all waveforms, $V_M=1.5V$ for 74 and 74S; $V_M=1.3V$ for 74LS. The shaded areas indicate when the input is permitted to change for predictable output performance. Waveform 7. Data Set-up And Hold Times


## 74LS373, 74LS374, S373, S374

## AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V

	PARAMETER	TEST CONDITIONS	74LS		7-		
	PANAMETER	TEST CONDITIONS	Min	Max	Min	Max	UNIT
t <sub>W</sub> (H) t <sub>W</sub> (L)	Latch enable pulse width	Waveform 1, '373	15 15		6 7.3		ns
ts	Set-up time, data to latch enable	Waveform 5, '373	5		0	-	ns
t <sub>h</sub>	Hold time, data to latch enable	Waveform 5, '373	20		10		ns
t <sub>W</sub> (H) t <sub>W</sub> (L)	Clock pulse width	Waveform 6, '374	15 15		6 7.3		ns
t <sub>s</sub>	Set-up time, data to clock	Waveform 7, '374	20		5		ns
th	Hold time, data to clock	Waveform 7, '374	0		2		ns

#### TEST CIRCUITS AND WAVEFORMS





Test Circuit For 3-State Outputs

 $V_{\rm M}$  = 1.3V for 74LS;  $V_{\rm M}$  = 1.5V for all other TTL families.

## Input Pulse Definition

## SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t <sub>PZH</sub>	Open	Closed
tpzL	Closed	Open
t <sub>PHZ</sub>	Closed	Closed
t <sub>PLZ</sub>	Closed	Closed

DEFINIT	IONS
---------	------

R<sub>L</sub> = Load resistor to V<sub>CC</sub>; see AC CHARACTERISTICS for value.

C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $\mbox{R}_{\mbox{\scriptsize X}}=\mbox{1}\mbox{k}\Omega$  for 74, 74S,  $\mbox{R}_{\mbox{\scriptsize X}}=\mbox{5}\mbox{k}\Omega$  for 74LS.

 $t_{\mbox{\scriptsize TLH}},~t_{\mbox{\scriptsize THL}}$  Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	t <sub>TLH</sub>	t <sub>THL</sub>
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns