Is Now Part of

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

FAIRCHILD

SEMICONDUCTOR ™

November 1992
Revised April 1999

74VHC139
Dual 2-to-4 Decoder/Demultiplexer

General Description

The VHC139 is an advanced high speed CMOS Dual 2-to-4 Decoder/Demultiplexer fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The active LOW enable input can be used for gating or it can be used as a data input for demultiplexing applications. When the enable input is held HIGH, all four outputs are fixed at a HIGH logic level independent of the other inputs. An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Features

■ High Speed: t_{PD} = 5.0 ns (typ) at T_A = 25°C

■ Low power dissipation: I_{CC} = 4 μA (Max.) at T_A = 25°C

■ High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (Min.)

■ Power down protection is provided on all inputs

■ Pin and function compatible with 74HC139

Ordering Code:

Order Number	Package Number	Package Description
74VHC139M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC139SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC139MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC139N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

Pin Description

Pin Names	Description
A_0, A_1	Address Inputs
$\overline{E}$	Enable Inputs
$\overline{O}_0$–$\overline{O}_3$	Outputs

Truth Table

Inputs			Outputs			
$\overline{E}$	A_0	A_1	$\overline{O}_0$	$\overline{O}_1$	$\overline{O}_2$	$\overline{O}_3$
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	H	L	H	L	H	H
L	L	H	H	H	L	H
L	H	H	H	H	H	L

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

www.fairchildsemi.com

Logic Symbols

$\overline{E}$ A_0 A_1

DECODER a

$\overline{O}_0$ $\overline{O}_1$ $\overline{O}_2$ $\overline{O}_3$

$\overline{E}$ A_0 A_1

DECODER b

$\overline{O}_0$ $\overline{O}_1$ $\overline{O}_2$ $\overline{O}_3$

IEEE/IEC

X/Y

A_{0a} 1
A_{1a} 2
$\overline{E}_a$ EN

0 $\overline{O}_{0a}$
1 $\overline{O}_{1a}$
2 $\overline{O}_{2a}$
3 $\overline{O}_{3a}$

A_{0b}
A_{1b}
$\overline{E}_b$

$\overline{O}_{0b}$
$\overline{O}_{1b}$
$\overline{O}_{2b}$
$\overline{O}_{3b}$

Functional Description

The VHC139 is a high-speed dual 2-to-4 decoder/demulti-plexer. The device has two independent decoders, each of which accepts two binary weighted inputs (A_0–A_1) and pro-vides four mutually exclusive active-LOW outputs ($\overline{O}_0$–$\overline{O}_3$). Each decoder has an active-LOW enable ($\overline{E}$). When $\overline{E}$ is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application. Each half of the VHC139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in *Figure 1*, and thereby reducing the number of packages required in a logic network.

E
A_0
A_1
— O_0

E
A_0
A_1
— O_0

E
A_0
A_1
— O_1

E
A_0
A_1
— O_1

E
A_0
A_1
— O_2

E
A_0
A_1
— O_2

E
A_0
A_1
— O_3

E
A_0
A_1
— O_3

FIGURE 1. Gate Functions (Each Half)

Logic Diagram

$\overline{E}_a$ A_{0a} A_{1a} $\overline{E}_b$ A_{0b} A_{1b}

$\overline{O}_{0a}$ $\overline{O}_{1a}$ $\overline{O}_{2a}$ $\overline{O}_{3a}$ $\overline{O}_{0b}$ $\overline{O}_{1b}$ $\overline{O}_{2b}$ $\overline{O}_{3b}$

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC})	−0.5V to +7.0V
DC Input Voltage (V_{IN})	−0.5V to +7.0V
DC Output Voltage (V_{OUT})	−0.5V to V_{CC} + 0.5V
Input Diode Current (I_{IK})	−20 mA
Output Diode Current (I_{OK})	±20 mA
DC Output Current (I_{OUT})	±25 mA
DC V_{CC}/GND Current (I_{CC})	±75 mA
Storage Temperature (T_{STG})	−65°C to +150°C
Lead Temperature (T_L)	
(Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 2)

Supply Voltage (V_{CC})	2.0V to +5.5V
Input Voltage (V_{IN})	0V to +5.5V
Output Voltage (V_{OUT})	0V to V_{CC}
Operating Temperature (T_{OPR})	−40°C to +85°C
Input Rise and Fall Time (t_r, t_f)	
V_{CC} = 3.3V ± 0.3V	0 ~ 100 ns/V
V_{CC} = 5.0V ± 0.5V	0 ~ 20 ns/V

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	T_A = 25°C Min	T_A = 25°C Typ	T_A = 25°C Max	T_A = −40°C to +85°C Min	T_A = −40°C to +85°C Max	Units	Conditions	
V_{IH}	HIGH Level	2.0	1.50			1.50		V		
	Input Voltage	3.0 – 5.5	0.7 V_{CC}			0.7 V_{CC}				
V_{IL}	LOW Level	2.0			0.50		0.50	V		
	Input Voltage	3.0 – 5.5			0.3 V_{CC}		0.3 V_{CC}			
V_{OH}	HIGH Level	2.0	1.9	2.0		1.9		V	$V_{IN} = V_{IH}$ or V_{IL}	I_{OH} = −50 μA
	Output Voltage	3.0	2.9	3.0		2.9				
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		I_{OH} = −4 mA
		4.5	3.94			3.80				I_{OH} = −8 mA
V_{OL}	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$ or V_{IL}	I_{OL} = 50 μA
	Output Voltage	3.0		0.0	0.1		0.1	V		
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V		I_{OL} = 4 mA
		4.5			0.36		0.44			I_{OL} = 8 mA
I_{IN}	Input Leakage Current	0 – 5.5			±0.1		±1.0	μA	V_{IN} = 5.5V or GND	
I_{CC}	Quiescent Supply Current	5.5			4.0		40.0	μA	$V_{IN} = V_{CC}$ or GND	

AC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	T_A = 25°C Min	T_A = 25°C Typ	T_A = 25°C Max	T_A = −40°C to +85°C Min	T_A = −40°C to +85°C Max	Units	Conditions
t_{PLH}	Propagation Delay	3.3 ± 0.3		7.2	11.0	1.0	13.0	ns	C_L = 15 pF
t_{PHL}	A_n to $\overline{O}_n$			9.7	14.5	1.0	16.5		C_L = 50 pF
		5.0 ± 0.5		5.0	7.2	1.0	8.5	ns	C_L = 15 pF
				6.5	9.2	1.0	10.5		C_L = 50 pF
t_{PLH}	Propagation Delay	3.3 ± 0.3		6.4	9.2	1.0	11.0	ns	C_L = 15 pF
t_{PHL}	$\overline{E}_n$ to $\overline{O}_n$			8.9	12.7	1.0	14.5		C_L = 50 pF
		5.0 ± 0.5		4.4	6.3	1.0	7.5	ns	C_L = 15 pF
				5.9	8.3	1.0	9.5		C_L = 50 pF
C_{IN}	Input Capacitance			4	10		10	pF	V_{CC} = Open
C_{PD}	Power Dissipation Capacitance			26				pF	(Note 3)

Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * f_{IN} + I_{CC}/2 (per decoder).

www.fairchildsemi.com

Physical Dimensions inches (millimeters) unless otherwise noted

0.386 − 0.394
(9.804 − 10.00)

16 15 14 13 12 11 10 9

0.228 − 0.244
(5.791 − 6.198)

30°
TYP

LEAD NO.1
IDENT

1 2 3 4 5 6 7 8

0.010 MAX
(0.254)

0.150 − 0.157
(3.810 − 3.988)

0.010 − 0.020
(0.254 − 0.508) × 45°

8° MAX TYP
ALL LEADS

0.008 − 0.010
(0.203 − 0.254)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 − 0.050
(0.406 − 1.270)
TYP ALL LEADS

0.053 − 0.069
(1.346 − 1.753)

0.004 − 0.010
(0.102 − 0.254)

SEATING
PLANE

0.014
(0.356)

0.050
(1.270)
TYP

0.008 TYP
(0.203)

0.014 − 0.020 TYP
(0.356 − 0.508)

M16A (REV H)

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M16A

16   9

0.295-0.319
(7.5-8.1)

0.205-0.213
(5.2-5.4)

1   8

0.394-0.402
(10.0-10.2)

(0.71)
(1.8)

0.006(0.15)

SEATING
PLANE

0.067-0.083
(1.7-2.1)

0.050 TYP
(1.27)

0.014-0.020 TYP
(0.35-0.50)

0.000-0.010
(0-0.25)

0.006-0.010 TYP
(0.15-0.25)

0°-8° TYP

(0.049 TYP)
(1.25)

0.016-0.031 TYP
(0.4-0.8)

M16D (REV B)

16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M16D

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

DIMENSIONS METRIC ONLY

7.72 TYP.
4.16 TYP.
(1.78 TYP)
0.42 TYP
0.65 TYP

LAND PATTERN RECOMMENDATION

5.0 ± 0.1
-A-
16   9

6.4

3.2

4.4 ± 0.1
-B-

1   8

PIN # 1 IDENT.

⌭ | 0.2 | C | B | A
ALL LEAD TIPS

GAGE PLANE
0.25

0°-8°

SEATING PLANE

0.6 ± 0.1

DETAIL A
TYPICAL, SCALE: 40X

⌭ | 0.1 | C
ALL LEAD TIPS

-C-

0.65 TYP

(0.90)

1.1 MAX TYP

0.10 ± 0.05 TYP

0.19 - 0.30 TYP

⊕ | 0.13 Ⓜ | A | B Ⓢ | C Ⓢ

SEE DETAIL A

0.09-0.20 TYP

MTC16 (REV C)

16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC16

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N16E

PUBLICATION ORDERING INFORMATION

© Semiconductor Components Industries, LLC

www.onsemi.com