INTEGRATED CIRCUITS

DATA SHEET

HSTL16919

9-bit to 18-bit HSTL to LVTTL memory address latch with 12 kohm pull-up resistor

Product data Supersedes data of 2001 Jul 19 2004 Apr 15





9-bit to 18-bit HSTL to LVTTL memory address latch with 12 kohm pull-up resistor

HSTL16919

FEATURES

- Inputs meet JEDEC HSTL Std. JESD 8–6, and outputs meet Level III specifications
- 12 kΩ pull-up on D and LE inputs
- ESD classification testing is done to JEDEC Standard JESD22.
 Protection exceeds 2000 V to HBM per method A114.
- Latch-up testing is done to JEDEC Standard JESD78, which exceeds 100 mA.
- Packaged in 48-pin plastic thin shrink small outline package (TSSOP48)

DESCRIPTION


The HSTL16919 is a 9-bit to 18-bit D-type latch designed for 3.15 V to 3.45 V V_{CC} operation. The D inputs accept HSTL levels and the Q outputs provide LVTTL levels.

The HSTL16919 is particularly suitable for driving an address bus to two banks of memory. Each bank of nine outputs is controlled with its own latch-enable ($\overline{\text{LE}}$) input.

Each of the nine D inputs is tied to the inputs of two D-type latches that provide true data (Q) at the outputs. While $\overline{\text{LE}}$ is LOW the Q outputs of the corresponding nine latches follow the D inputs. When $\overline{\text{LE}}$ is taken HIGH, the Q outputs are latched at the levels set up at the D inputs.

The HSTL16919 is characterized for operation from 0 °C to +70 °C.

PIN CONFIGURATION



ORDERING INFORMATION

 $T_{amb} = 0 \,^{\circ}C$ to $+70 \,^{\circ}C$

Type number	Package	Package					
	Name	Description	Version				
HSTL16919DGG	TSSOP48	plastic thin shrink small outline package; 48 leads; body width 6.1 mm	SOT362-1				


9-bit to 18-bit HSTL to LVTTL memory address latch with 12 kohm pull-up resistor

HSTL16919

PIN DESCRIPTION

PIN	SYMBOL	FUNCTION
4, 5, 7, 8, 16, 17, 18, 20, 21	D[1:9]	Inputs
2, 46, 43, 40, 37, 34, 31, 28, 24	1Q[1:9]	Outouto
1, 45, 42, 39, 36, 33, 30, 27, 23	2Q[1:9]	Outputs
10	1LE	Latch enable
14	2LE	Laterrable
12	V_{REF}	Reference voltage
6, 19, 25, 26, 32, 41, 47, 48	V _{CC}	Supply voltage
3, 9, 11, 13, 15, 22, 29, 35, 38, 44	GND	Ground

LOGIC DIAGRAM (positive logic)



FUNCTION TABLE

INP	OUTPUT	
LE	D	Q
L	Н	Н
L	L	L
Н	Х	Q ₀ ¹

NOTE:

2004 Apr 15

Output level before the indicated steady-state input conditions were established.

9-bit to 18-bit HSTL to LVTTL memory address latch with 12 kohm pull-up resistor

HSTL16919

ABSOLUTE MAXIMUM RATINGS¹

Over operating free-air temperature range (unless otherwise noted).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	Supply voltage range		-0.5 to +4.6	V
VI	Input voltage range ²		-0.5 to V _{CC} +0.5	V
V _O	Output voltage range ²		–0.5 to V _{CC} +0.5	V
I _{IK}	Input clamp current	V _I < 0 V	-50	mA
I _{OK}	Output clamp current ³	$V_O < 0 \text{ V or } V_O > V_{CC}$	±50	mA
Ι _Ο	Continuous output current	$V_O = 0 V \text{ to } V_{CC}$	±50	mA
	Continuous current through each V _{CC} or GND		±100	mA
θ_{JA}	Package thermal impedance ⁴		89	°C/W
T _{stg}	Storage temperature range		-65 to +150	°C

NOTES:

- 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 This current flows only when the output is in the HIGH state and V_O > V_{CC}.
 The package thermal impedance is calculated in accordance with JESD 51.

RECOMMENDED OPERATING CONDITIONS¹

OVMDOL	DADAMETED			LINUT		
SYMBOL	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage		3.15	_	3.45	V
V_{REF}	Reference voltage		0.68	0.75	0.9	V
VI	Input voltage	0	_	1.5	V	
V_{IH}	AC HIGH-level input voltage	V _{REF} + 200 mV		_	V	
V_{IL}	AC LOW-level input voltage	All inputs	_	_	V _{REF} – 200 mV	V
V _{IH}	DC HIGH-level input voltage	All inputs	V _{REF} + 100 mV	_	_	V
V _{IL}	DC LOW-level input voltage	All inputs	_	_	V _{REF} – 100 mV	V
I _{OH}	HIGH-level output current	_	_	-24	mA	
I _{OL}	LOW-level output current	_	_	24	mA	
T _{amb}	Operating free-air temperature range	0		+70	°C	

NOTE:

2004 Apr 15

^{1.} All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

9-bit to 18-bit HSTL to LVTTL memory address latch with 12 kohm pull-up resistor

HSTL16919

ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range (unless otherwise noted).

OVMDOL	DADAMETED	TEST SOMBITIONS		LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ¹	Max	UNIT
V _{IK}		$V_{CC} = 3.15 \text{ V}; I_{I} = -18 \text{ mA}$	_	_	-1.2	V
V _{OH}	HIGH-level output voltage	$V_{CC} = 3.15 \text{ V; } I_{OH} = -24 \text{ mA}$	2.4	_	_	V
V _{OL}	LOW-level output voltage	$V_{CC} = 3.15 \text{ V}; I_{OL} = 24 \text{ mA}$	_	_	0.5	V
	Control inputs	V _{CC} = 3.45 V; V _I = 0 V or 1.5 V	_	_	-500	μΑ
l _l	Data inputs	V _{CC} = 3.45 V; V _I = 0 V or 1.5 V	_	_	-500	μА
	V _{REF}	V _{CC} = 3.45 V; V _{REF} = 0.68 V or 0.9 V	_	_	90	μА
I _{CC}	Supply current	V _{CC} = 3.45 V; V _I = 0 V or 1.5 V	_	50	100	mA
	Control inputs	V _{CC} = 0 V or 3.3 V; V _I = 0 V or 3.3 V	_	2	_	pF
C _l	Data inputs	V _{CC} = 0 V or 3.3 V; V _I = 0 V or 3.3 V	_	2.5	_	pF
Co	Outputs	V _{CC} = 0 V; V _O = 0 V	_	4	_	pF

NOTE:

TIMING REQUIREMENTS

Over recommended operating free-air temperature range (unless otherwise noted).

SYMBOL	PARAMETER	TEST CONDITIONS	V _{CC} = 3.3	UNIT	
STWIBUL	PARAMETER	TEST CONDITIONS	Min	Max	UNII
t _w	Pulse duration	LE LOW (Figure 1)	3	_	ns
t _{su}	Setup time	up time D before LE ↑ (Figure 2)			
t _h	Hold time	D after LE ↑ (Figure 2)	1	_	ns
t _{ldr}	Data race condition time ¹	D after LE ↓	_	0	ns

NOTE:

SWITCHING CHARACTERISTICS

Over recommended operating free-air temperature range; $V_{REF} = 0.75 \text{ V}$.

SYMBOL	DADAMETED	PARAMETER FROM		V _{CC} = 3.3	UNIT		
STWIBOL	PARAMETER	(INPUT)	(OUTPUT)	Min	Max	UNIT	
t Propagation delay (Figure 2)		D	Q	1.9	3.4	ns	
t _{pd}	Propagation delay (Figure 3)	LE	Q	1.9	4.2	ns	

SIMULTANEOUS SWITCHING CHARACTERISTICS

Over recommended operating free-air temperature range; V_{REF} = 0.75 V

SYMBOL	PARAMETER	FROM	то	V _{CC} = 3.3	V ± 0.15 V	UNIT	
STWIBOL	PARAMETER	(INPUT)	(OUTPUT)	Min	Max	ONIT	
	Propagation delay; all outputs switching	D	Q	1.9	4.4	ns	
^t pd	^{tpd} (Figure 3)		Q	1.9	5.2	ns	

^{1.} All typical values are at V_{CC} = 3.3 V; T_{amb} = 25 °C.

^{1.} This is the maximum time after E switches LOW that the data input can return to the latched state from the opposite state without producing a glitch on the output.

9-bit to 18-bit HSTL to LVTTL memory address latch with 12 kohm pull-up resistor

HSTL16919

VOLTAGE WAVEFORMS




Figure 1. Pulse duration




Figure 2. Setup and Hold times





Figure 3. Propagation delay times

NOTES:

- 1. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O=50~\Omega,~t_r\leq 1~ns,~t_f\leq 1~ns.$
- 2. The outputs are measured one at a time with one transition per measurement.
- 3. t_{PHL} and t_{PLH} are the same as t_{pd} .

LOAD CIRCUIT



NOTE: C_L includes probe and jig capacitance.


Figure 4. Load circuit

9-bit to 18-bit HSTL to LVTTL memory address latch with 12 kohm pull-up resistor

HSTL16919

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm

SOT362-1



DIMENSIONS (mm are the original dimensions).

UNIT	A max.	Α1	A ₂	А3	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	٧	w	у	z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT362-1		MO-153				-95-02-10- 99-12-27	

9-bit to 18-bit HSTL to LVTTL memory address latch with 12 kohm pull-up resistor

HSTL16919

REVISION HISTORY

Rev	Date	Description
_2	20040415	Product data (9397 750 13143). Supersedes data of 2001 Jul 19 (9397 750 08587).
		Modifications:
		Page 3: Logic diagram (positive logic) modified.
_1	20010719	Product data (9397 750 08587). ECN 853-2269 26745of 19 July 2001.

Data sheet status

Level	Data sheet status [1]	Product status ^[2] [3]	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Phillips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

^[1] Please consult the most recently issued data sheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2004 All rights reserved. Printed in U.S.A.

Date of release: 04-04

Document order number: 9397 750 13143

Let's make things better.

Philips Semiconductors





^[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

^[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.