SDAS233A - DECEMBER 1983 - REVISED JANUARY 1995

 3-State Buffer-Type Outputs Drive Bus Lines Directly 	DW OR NT PACKAGE (TOP VIEW)
Bus-Structured Pinout	OE1 1 24 VCC
 Provides Extra Bus-Driving Latches 	$ \begin{array}{c ccccc} OE1 & 1 & 24 & V_{CC} \\ \hline OE2 & 23 & OE3 \end{array} $
Necessary for Wider Address/Data Paths or	1D [3 22] 1Q
Buses With Parity	2D 🛮 4 21 🗓 2Q
Buffered Control Inputs to Reduce	3D 🛛 5 20 🗍 3Q
dc Loading Effects	4D 🛛 6 19 🗍 4Q
Power-Up High-Impedance State	5D [] 7 18] 5Q
Package Options Include Plastic	6D [] 8 17]] 6Q
Small-Outline (DW) Packages and Standard	7D 🛮 9 16 🕽 7Q
Plastic (NT) 300-mil DIPs	8D [] 10 15]] 8Q
(, 000 5 0	CLR [11 14] PRE
escription	GND

description

This 8-bit latch features 3-state outputs designed

specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs.

Because the clear (\overline{CLR}) and preset (\overline{PRE}) inputs are independent of the clock (CLK) input, taking \overline{CLR} low causes the eight Q outputs to go low. Taking \overline{PRE} low causes the eight Q outputs to go high. When both \overline{PRE} and \overline{CLR} are taken low, the outputs follow the preset condition.

The buffered output-enable $(\overline{OE1}, \overline{OE2}, \text{ and } \overline{OE3})$ inputs can be used to place the eight outputs in either a normal logic state (high or low levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

The output enables do not affect the internal operation of the latches. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

The -1 version of the SN74ALS845 is identical to the standard version, except that the recommended maximum I_{OL} for the -1 version is increased to 48 mA.

The SN74ALS845 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE

			INPUTS				OUTPUT
PRE	CLR	OE1	OE2	OE3	LE	D	Q
L	Χ	L	L	L	Χ	Χ	Н
Н	L	L	L	L	Χ	Χ	L
Н	Н	L	L	L	Н	L	L
Н	Н	L	L	L	Н	Н	Н
Н	Н	L	L	L	L	L	Q ₀
Х	Χ	Χ	Χ	Н	Χ	Χ	Z
Х	Χ	Χ	Н	X	Χ	Χ	Z
Х	Χ	Н	Χ	Χ	Χ	Χ	Z




SDAS233A - DECEMBER 1983 - REVISED JANUARY 1995

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SDAS233A - DECEMBER 1983 - REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range	

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	CC Supply voltage			5	5.5	V
VIH	VIH High-level input voltage					V
VIL	V _{IL} Low-level input voltage				0.8	V
IOH	High-level output current				-2.6	mA
IOL Low-level output current					24	mA
					48‡	mA
·	Pulse duration	CLR or PRE low	35			20
t _w Pulse	uise duration	LE high	20			ns
t _{su}	u Setup time, data before LE↓		10			ns
t _h	Hold time, data after LE↓		5			ns
T _A	Operating free-air temperature		0		70	°C

[‡] Applies only to the -1 version and only if V_{CC} is between 4.75 V and 5.25 V

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COND	MIN TYF	§ MAX	UNIT	
VIK	V _{CC} = 4.5 V,	I _I = -18 mA		-1.2	V
Vou	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2		V
VOH	$V_{CC} = 4.5 V,$	I _{OH} = -2.6 mA	2.4 3	.2]
	V _{CC} = 4.5 V	I _{OL} = 12 mA	0.2	25 0.4	V
V _{OL}		I _{OL} = 24 mA	0.3	0.5	
		$I_{OL} = 48 \text{ mA}^{\ddagger}$	0.3	0.5]
l _{OZH}	$V_{CC} = 5.5 V,$	$V_0 = 2.7 \text{ V}$		20	μΑ
lozL	$V_{CC} = 5.5 V,$	$V_0 = 0.4 V$		-20	μΑ
lį	$V_{CC} = 5.5 V,$	V _I = 7 V		0.1	mA
lін	$V_{CC} = 5.5 V,$	V _I = 2.7 V		20	μΑ
IIL	$V_{CC} = 5.5 V,$	V _I = 0.4 V		-0.1	mA
I _O I	V _{CC} = 5.5 V,	V _O = 2.25 V	-30	-112	mA
		Outputs high	2	1 36	
lcc	$V_{CC} = 5.5 V$	Outputs low		1 67	mA
		Outputs disabled	2	25 42]

 $[\]ddagger$ Applies only to the -1 version and only if V_{CC} is between 4.75 V and 5.25 V

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[§] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.


SN74ALS845 8-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SDAS233A – DECEMBER 1983 – REVISED JANUARY 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$\label{eq:CC} \begin{array}{l} \text{V}_{\text{CC}} = 4.5 \text{ V to } 5.5 \text{ V}, \\ \text{C}_{\text{L}} = 50 \text{ pF}, \\ \text{R1} = 500 \ \Omega, \\ \text{R2} = 500 \ \Omega, \\ \text{T}_{\text{A}} = \text{MIN to MAX}^{\dagger} \end{array}$		UNIT
			MIN	MAX	
^t PLH	D		2	13	ne
^t PHL		Q	4	18	ns
^t PLH	LE		5	21	ns
^t PHL		Q	8	26	115
^t PLH	PRE	Q	6	22	ns
^t PHL	CLR		6	24	115
^t PZH	ŌĒ		3	16	
tPZL		Q	5	18	ns
t _{PHZ}	ŌĒ	0	1	11	ne
t _{PLZ}		Q	2	12	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_{Γ} = t_{f} = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated