

Positive edge triggering: When the clock goes from the low state to the high state, the information in the input steering section is transferred to the bistable section.

The direct SET and RESET inputs may be used any time, regardless of the state of the clock. If these inputs are not used THEY MUST BE TIED TO GROUND.

Unused Inputs:
JK input MUST be in the high state to enable the clocked inputs. When the JK input is not used, it should be tied to a voltage between 2.0 and 5.5 Vdc.

Unused J inputs should be tied to used J inputs, the used JK input, $\bar{Q}$, or a voltage between 2.0 and 5.5 Vdc.

and 5.5 Vdc.

Unused K inputs should be tied to used K inputs, the used JK input, Q, or a voltage between 2.0 and 5.5 Vdc.

and 5.5 Vdc.

Unused SET and RESET inputs MUST be tied to ground.

Maximum Clock Frequency = 25 MHz min

** A load is connected to each output during the test

*The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

$C_T = 25 \text{ pF}$ = total parasitic capacitance, which includes probe, wiring, and load capacitances.

VOLTAGE WAVEFORMS AND SET-UP

A 3.5 V — 30 ns — 1.5 V
0 V
CLOCK
(Must be used on all tests)

B 3.5 V — 30 ns — 1.5 V
0 V
Setup "1"

C 3.5 V — 30 ns — 1.5 V
0 V
Hold "1"

D 3.5 V — 30 ns — 1.5 V
0 V
Setup "0"

E 3.5 V — 30 ns — 1.5 V
0 V
Hold "0"

F 3.5 V — 500 ns — 30 ns — 1.5 V
0 V
 t_{pd+} t_{pd-}

G 3.5 V — 1.5 V
0 V
 t_{pd+} t_{pd-}

H 3.5 V — 1.5 V
0 V
 t_{pd+} t_{pd-}


TEST PROCEDURES CHART

TEST	INPUT				Q*	Q†	LIMITS (ns)	
	J**	SET**	RESET**	K**			Min	Max
Setup "1" J	S	And	F	And	G	H	-	17
Hold "1" J	C	And	F	And	G	H	-	01
Setup "0" J	D	And	F	And	≤0.4 V	≥2.8 V	-	6.8
Hold "0" J	S	And	F	And	≤0.4 V	≥2.8 V	-	01
Setup "1" K	And	F	And	B	H	G	-	17
Hold "1" K	And	F	And	C	H	G	-	01
Setup "0" K	And	F	And	D	≥ 2.8 V	≤0.4 V	-	6.8
Hold "0" K	And	F	And	E	≥ 2.8 V	≤0.4 V	-	01
t_{pd+}	Delay from clock to Q during Setup "1" J test. Delay from clock to Q during Setup "1" K test.						8.0	30
t_{pd-}	Delay from clock to Q during Setup "1" J test. Delay from clock to Q during Setup "1" K test.						8.0	30
t_{pd+}	Delay from SET to Q during Setup "1" K test. Delay from RESET to Q during Setup "1" K test.						7.0	22
t_{pd-}	Delay from SET to Q during Setup "1" K test. Delay from RESET to Q during Setup "1" K test.						7.0	22

** Letters shown in these columns refer to waveforms at the left.

† Delay is typically a negative number.

The timing waveforms in the AC Electrical Characteristics are tested with a V_{IL} maximum of 0.5 V and a V_{IH} minimum of 2.4 V for all pins, except EXTAL, $\overline{RESET}$, MODA, MODB, and MODC. These pins are tested using the input levels set forth in the DC Electrical Characteristics. AC timing specifications that are referenced to a device input signal are measured in production with respect to the 50% point of the respective input signal's transition. DSP56002 output levels are measured with the production test machine V_{OL} and V_{OH} reference levels set at 0.8 V and 2.0 V, respectively.



AA0179

Figure 2-1 Signal Measurement Reference